From patchwork Mon May 15 13:04:13 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 682140 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EAFDAC7EE23 for ; Mon, 15 May 2023 13:04:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242104AbjEONEd (ORCPT ); Mon, 15 May 2023 09:04:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50300 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242102AbjEONEc (ORCPT ); Mon, 15 May 2023 09:04:32 -0400 Received: from mail-lf1-x12d.google.com (mail-lf1-x12d.google.com [IPv6:2a00:1450:4864:20::12d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EAE201BE4 for ; Mon, 15 May 2023 06:04:29 -0700 (PDT) Received: by mail-lf1-x12d.google.com with SMTP id 2adb3069b0e04-4f139de8cefso65122901e87.0 for ; Mon, 15 May 2023 06:04:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1684155868; x=1686747868; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=sA9pxSNs0w6vr3YV0vpThuHVdvo3Cg5A6ey/gFP/ZOk=; b=TlP0M676RjiiWcBQhumG9PGPSL4eAdpuxgBsmHjMQ3QW/Skra7jpxpO8wS+T9Sx2EB NuxqgiPyQjuC8nYOenCI5Xfe4ZFkdTVarr/FEK4UovQCh18rt8UH9RRSCGip8g172hyo rWzaHQM4J1hUljKWMLTnXq9zfrlHLyBrLlxSMYxPuU+kuwNHK3NKJMnNIBPZWPix9UQP 7A30uqGFQUQmQpOo0MnwkrAmeTiHuvUP7+AvlOrC8nwqyR+uVsStCXSVHHQ81T3aAUP2 n2ie5+cRoL/3oOsbdmMXtRH/9hvw80gCRjO3hV2PKaq7XdbRMu744gmaIlxgeACSZ4QO SarQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684155868; x=1686747868; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=sA9pxSNs0w6vr3YV0vpThuHVdvo3Cg5A6ey/gFP/ZOk=; b=OLIPzSdnikcyiSuKSdb7DNNJlBDbrfWzmKeWOpWDRR9QEG/fHudW0WSgv9cjOKaqOr +ca+TqaGziQutamRqG0z1zUB3476sUg2KZce5lfU8Oq9Nht5+i+x8ESoXlS6x8jH/iy9 iWVg/bfsnpfRYpv8UPT5UH7eMF4IEfy92X3es9V+VKQARUylt0D/IDNW/0yYzw+Tef2v wbLpDu8mmU7COY74l6WSA2vSp/Obr4qzALiHqcEth3JoLIC8Jub3njyJEHaTxFqrXKjp R3K3qpeuMLZm3tuXzrB2ew1a5M7WtXuSzakLg+IQgSq2GHu5EUSVMdurKMRIg94ipZXL r2cg== X-Gm-Message-State: AC+VfDwnK+XhOyKHTyHex0vcjnA+SawPuza6YuqXNp+WzQ8j4cEx9qaK G1gc0jRUZ2TyjkDHMhqe9AAc4g== X-Google-Smtp-Source: ACHHUZ4qb3B+rc7WjlH9tVLqeIyZD9AThfiHoAE3mO9i0oJOvtlfHBKashsMCHY4YPwXFtwk23VSuw== X-Received: by 2002:ac2:50c3:0:b0:4ed:300c:10b6 with SMTP id h3-20020ac250c3000000b004ed300c10b6mr7304771lfm.21.1684155868299; Mon, 15 May 2023 06:04:28 -0700 (PDT) Received: from [192.168.1.101] (abxi58.neoplus.adsl.tpnet.pl. [83.9.2.58]) by smtp.gmail.com with ESMTPSA id x27-20020ac25ddb000000b004f37a64c90asm785823lfq.303.2023.05.15.06.04.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 May 2023 06:04:28 -0700 (PDT) From: Konrad Dybcio Date: Mon, 15 May 2023 15:04:13 +0200 Subject: [PATCH 2/5] arm64: dts: qcom: qrb4210-rb2: Enable display out MIME-Version: 1.0 Message-Id: <20230515-topic-rb2-bits-v1-2-a52d154a639d@linaro.org> References: <20230515-topic-rb2-bits-v1-0-a52d154a639d@linaro.org> In-Reply-To: <20230515-topic-rb2-bits-v1-0-a52d154a639d@linaro.org> To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bhupesh Sharma Cc: Marijn Suijten , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1684155864; l=2637; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=avvssNTgG0e3S5Kryg79ULmCxgvbqADEkl/jEuLJ6M4=; b=weZU+7DXgUJ9tQ8ae/JaYWlwn62DzmanmUnc1lZooL601zypgm81gQOp3Eulc7oCgnUg4JLEi N41WnNPI7+BAJ5s6NQg3AUTPqXrgGBTJhaxDoeaXiX9Q0GVGjG3cJew X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The RB2 has a HDMI output via an LT9611UXC bridge. Set it up. Signed-off-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/qrb4210-rb2.dts | 88 +++++++++++++++++++++++++++++++- 1 file changed, 87 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/qrb4210-rb2.dts b/arch/arm64/boot/dts/qcom/qrb4210-rb2.dts index 80c6b59c8ff6..9b539720f05d 100644 --- a/arch/arm64/boot/dts/qcom/qrb4210-rb2.dts +++ b/arch/arm64/boot/dts/qcom/qrb4210-rb2.dts @@ -19,6 +19,17 @@ chosen { stdout-path = "serial0:115200n8"; }; + hdmi-connector { + compatible = "hdmi-connector"; + type = "a"; + + port { + hdmi_con: endpoint { + remote-endpoint = <<9611_out>; + }; + }; + }; + vreg_hdmi_out_1p2: regulator-hdmi-out-1p2 { compatible = "regulator-fixed"; regulator-name = "VREG_HDMI_OUT_1P2"; @@ -109,6 +120,68 @@ &eud { status = "okay"; }; +&gpi_dma0 { + status = "okay"; +}; + +&i2c2 { + clock-frequency = <400000>; + status = "okay"; + + lt9611_codec: hdmi-bridge@2b { + compatible = "lontium,lt9611uxc"; + reg = <0x2b>; + interrupts-extended = <&tlmm 46 IRQ_TYPE_EDGE_FALLING>; + reset-gpios = <&tlmm 41 GPIO_ACTIVE_HIGH>; + + vdd-supply = <&vreg_hdmi_out_1p2>; + vcc-supply = <<9611_3v3>; + + pinctrl-0 = <<9611_irq_pin <9611_rst_pin>; + pinctrl-names = "default"; + #sound-dai-cells = <1>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + lt9611_a: endpoint { + remote-endpoint = <&mdss_dsi0_out>; + }; + }; + + port@2 { + reg = <2>; + + lt9611_out: endpoint { + remote-endpoint = <&hdmi_con>; + }; + }; + }; + }; +}; + +&mdss { + status = "okay"; +}; + +&mdss_dsi0 { + vdda-supply = <&vreg_l18a_1p232>; + status = "okay"; +}; + +&mdss_dsi0_out { + remote-endpoint = <<9611_a>; + data-lanes = <0 1 2 3>; +}; + +&mdss_dsi0_phy { + status = "okay"; +}; + &qupv3_id_0 { status = "okay"; }; @@ -312,11 +385,24 @@ &sleep_clk { }; &tlmm { - gpio-reserved-ranges = <37 5>, <43 2>, <47 1>, + gpio-reserved-ranges = <43 2>, <47 1>, <49 1>, <52 1>, <54 1>, <56 3>, <61 2>, <64 1>, <68 1>, <72 8>, <96 1>; + lt9611_rst_pin: lt9611-rst-state { + pins = "gpio41"; + function = "gpio"; + input-disable; + output-high; + }; + + lt9611_irq_pin: lt9611-irq-state { + pins = "gpio46"; + function = "gpio"; + bias-disable; + }; + sdc2_card_det_n: sd-card-det-n-state { pins = "gpio88"; function = "gpio";