From patchwork Sat Dec 30 00:05:09 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 759010 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C551AD59 for ; Sat, 30 Dec 2023 00:05:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="dNovx0Vx" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-3367a304091so6919729f8f.3 for ; Fri, 29 Dec 2023 16:05:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1703894718; x=1704499518; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=pz+1qN8sDIROALkVJDfBjISQrkmNVmb7rHVkH8wdcu4=; b=dNovx0Vxo9aTSiqTiVzGl0tR9R6FS9CCEywdUmgvAMLgWk9X1IY8rPSd7sD6wrH4Xg 0oTHMuegGh63FV8KMMdgwCc6wnzoMne8qOWog4MXV+BGZUF5WGD5q6yNFNG0DzsI5O6z dy5iprPqlZL6dkZy3Dm/me4OMr3FEoLCE3+L7QiiTno0TcVqI+WCH9zs3SfDfJVCnmcW 058h5DD+tcJWnV1NLKqcJm3ZXRZbJUZUI8M6GP5Aao29yH2tk98fnZec2MoFePRAdMIl ZjCEDPodDsPhygKrwbPRxmetzhtdp4J6KSXpW7HolYTl8L+BhSDt+EqNUM7Q6MYJls2E TqXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1703894718; x=1704499518; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pz+1qN8sDIROALkVJDfBjISQrkmNVmb7rHVkH8wdcu4=; b=WGKS+xczAUseQtiqE94UJzScuyN14xKuOUvMqhEqQRHFhXChtzdbDy0sNcpaflFjrn lcVjN+DmA4opoAaeclmGPAcjXmz6pwEh2MTxlMEqU4EQq2O82i6xTp7lRBs2OFtcdW5i zIhwPiHFyMB8gi6DY0IbQhpCD3dOHgZslGcRqdVOoiZJHzykjE8rjilQ3KjbopKMIYud HyXA4g6e4u+mftgUFgYK19IA02cwF7I5TEx28wUAVIF6cXNNZTX1HsJlFAwdcfLsCk27 zG7ocOyYT7zGGRNd5Fq1Z6kv0ML0zAs3Siw/6KEzlgEV6Pyr2GKjZRAvE1WscpG76R7+ KS3Q== X-Gm-Message-State: AOJu0Yw4MTu64nAX3a/+IogkOhHnG91xmH8goUagbYX3V2hdk56Z7D1i XRGn440EuOy3Ag8E+TuHCAfx3w1LhfEucg== X-Google-Smtp-Source: AGHT+IE0FHIVc03Sz/ZJyAKXNySizHBUErjzlmA0MlsN9HeooNu5zWKJ8aKDPR9avVN7cxLmCrddxg== X-Received: by 2002:a05:600c:4e8b:b0:40d:5f5a:87a6 with SMTP id f11-20020a05600c4e8b00b0040d5f5a87a6mr1542745wmq.100.1703894718617; Fri, 29 Dec 2023 16:05:18 -0800 (PST) Received: from [10.167.154.1] (178235179036.dynamic-4-waw-k-1-3-0.vectranet.pl. [178.235.179.36]) by smtp.gmail.com with ESMTPSA id wj6-20020a170907050600b00a26a0145c5esm8609623ejb.116.2023.12.29.16.05.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Dec 2023 16:05:18 -0800 (PST) From: Konrad Dybcio Date: Sat, 30 Dec 2023 01:05:09 +0100 Subject: [PATCH 08/10] arm64: dts: qcom: sc8180x: Add missing CPU<->MDP_CFG path Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20231230-topic-8180_more_fixes-v1-8-93b5c107ed43@linaro.org> References: <20231230-topic-8180_more_fixes-v1-0-93b5c107ed43@linaro.org> In-Reply-To: <20231230-topic-8180_more_fixes-v1-0-93b5c107ed43@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul Cc: Marijn Suijten , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1703894704; l=1372; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=3lJzXe1NstMyF31IEWdMuuhPzQe0FelyDoBLKldb1ks=; b=g2ta9sOAkY0T8psma9NOH9zWPm1D7lFIbYyqjepxkjbLSFN9J0FQmj3/bqI+Sy2LVJuuDGIvs J7qa9MZz2dDAoC3In7j6GR3hVZI9YA+2U7g+ue+y22zH2lxorjVSA9b X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= To guarantee the required resources are enabled, describe the interconnect path between the MDSS and the CPU. Fixes: 494dec9b6f54 ("arm64: dts: qcom: sc8180x: Add display and gpu nodes") Signed-off-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sc8180x.dtsi | 12 +++++++++--- 1 file changed, 9 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc8180x.dtsi b/arch/arm64/boot/dts/qcom/sc8180x.dtsi index 97c139d0399d..960058624a2f 100644 --- a/arch/arm64/boot/dts/qcom/sc8180x.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8180x.dtsi @@ -2701,9 +2701,15 @@ mdss: mdss@ae00000 { interrupt-controller; #interrupt-cells = <1>; - interconnects = <&mmss_noc MASTER_MDP_PORT0 0 &mc_virt SLAVE_EBI_CH0 0>, - <&mmss_noc MASTER_MDP_PORT1 0 &mc_virt SLAVE_EBI_CH0 0>; - interconnect-names = "mdp0-mem", "mdp1-mem"; + interconnects = <&mmss_noc MASTER_MDP_PORT0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_MDP_PORT1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_AMPSS_M0 QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "mdp0-mem", + "mdp1-mem", + "cpu-cfg"; iommus = <&apps_smmu 0x800 0x420>;