From patchwork Wed Sep 12 09:53:01 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 146543 Delivered-To: patch@linaro.org Received: by 2002:a2e:1648:0:0:0:0:0 with SMTP id 8-v6csp4619479ljw; Wed, 12 Sep 2018 02:55:14 -0700 (PDT) X-Google-Smtp-Source: ANB0VdYtYwM+f7W0+lgZr/xXY1HFrLATh1wYFm3d2ZRDve+A0Es/SHSPK9B5FT2OZZlZDHPVm86R X-Received: by 2002:a62:d94:: with SMTP id 20-v6mr1314935pfn.202.1536746114066; Wed, 12 Sep 2018 02:55:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536746114; cv=none; d=google.com; s=arc-20160816; b=zdoCo22r5dW2mz8cGR+7hVcPx5wsRXUr2bag+MZ9HHqWXX/RgqCUg3Q1I1xPwJboYn D9YQVbaySwFKZ5f6pZ2AFrUlusoeWLxUbrfR8s0p2Lc67JQvj/1gGS+2QfncSBH6vk2T a19Z/eAizrXw+zuwJUPmThkhB/7c6LAFlZ8S+bwDNb7aclgLTjOjTrN1nAZCmFyiONbB ZyBdacTvJ4nPJ2pScwEJdaPEN8Dni8mDBWLj2w5MTLutAUCxq9UrP7yEI4TYSq7PyDYI zgJkZw6+RJpxwIpCdLYtGqSaeOm6kUhqGwrm96iBPxZh6DNk7JsykJzwvkV1+10D0j5j uHmg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=EUb5THd3UgJ5IPuekl8cUMvWQfdVuvfo2LR1O6+VsP4=; b=1LtGui9ujSnvh//hyBebrIUun5UcX++EKy69OCMECnqSXVvL+V6RZWUZ0718qAsilK jjyEzWKgaflBoULyw6Q8UdjbQcVD9wy8fw6xviWgqatUkOGBkAy/9T3u00KBW+Ise1/K bkeZ5JwFJSW0QOPks1FZwpBrYgxlCcXZGJ9TskUy2EnZdIr1F2+TYjS4XIaRZo3+tJCL xSmCa6f6OVaqiB6DbWHFsfYtMFa7SjXP1zwaArEcy/yHEPvGjO297aeJF3UUXlr4qiLM 1m5BR6Njidz+vWIiqTKQyxcEYqYwbxcXbiUVjol0Ot3Xf69YWWkZJVXc093xtu+qxwnX hEdA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OiDQlIRb; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a186-v6si581761pge.408.2018.09.12.02.55.13; Wed, 12 Sep 2018 02:55:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OiDQlIRb; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727183AbeILO67 (ORCPT + 6 others); Wed, 12 Sep 2018 10:58:59 -0400 Received: from mail-ed1-f66.google.com ([209.85.208.66]:43010 "EHLO mail-ed1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727403AbeILO67 (ORCPT ); Wed, 12 Sep 2018 10:58:59 -0400 Received: by mail-ed1-f66.google.com with SMTP id z27-v6so1243077edb.10 for ; Wed, 12 Sep 2018 02:55:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=EUb5THd3UgJ5IPuekl8cUMvWQfdVuvfo2LR1O6+VsP4=; b=OiDQlIRb480dd4F72aX++iRYaxcsdd0KKt1rtjnU/ij1Rz/uxTpycMPaf+MZk9KSX1 P1rvdNEPrAOAJyVncXIgCIzxUYDhaOak0ZNcMJVFIENsv7QqiiYeWT5FG88ExBNpvpq4 bzuqvXOwEKgvd5icCivy/7cWN9AJjHQwXjnFI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=EUb5THd3UgJ5IPuekl8cUMvWQfdVuvfo2LR1O6+VsP4=; b=kTuizjQ/FTX1tbDNqZDv48ODQK+ajm2GSqnC6feHcK55QDPpk/7miv5rESGG4axoQ5 3TYyzp7YIe3+FWqYOfsdudTKfFf8yiKAhXefAvZE2HZiezeRUpOdHHx7oMffh1RRuoJP j8dxrmf/mvlJEH4dhKitBo6XI56O0tKqTz4agOxyNXC7n9gTrWnrw4h5yQJZEsZS5CbP Bj+6PZkiDearim4nxACPmguw50pCLox7snzQcxNtwgaNHLhE3xOnNjqAm3mALXaemKJI Zs25y7SRPUvNzXrVkOT+HBR2gG7IZ/Ix1Vef1CP7IqJXCmSfeUPRjCkRtmvYSwiLHy9O c7+g== X-Gm-Message-State: APzg51DUBVOyPM1YOhUMOwwIyhcu3ZzNl7MffHwYemfijoFNHL0HYcZj 4bhqcYTDi+jmtgiqG0xPHgaWmA== X-Received: by 2002:a50:cf42:: with SMTP id d2-v6mr1856096edk.242.1536746110735; Wed, 12 Sep 2018 02:55:10 -0700 (PDT) Received: from localhost ([49.248.190.214]) by smtp.gmail.com with ESMTPSA id i15-v6sm439968ede.66.2018.09.12.02.55.08 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 12 Sep 2018 02:55:09 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org Cc: rnayak@codeaurora.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, smohanad@codeaurora.org, andy.gross@linaro.org, dianders@chromium.org, mka@chromium.org, David Brown , Rob Herring , Mark Rutland , linux-soc@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v3 16/16] arm64: dts: sdm845: enable tsens thermal zones Date: Wed, 12 Sep 2018 15:23:01 +0530 Message-Id: <5e2d5fc463a5f5623c4fc1b18ccdf62adc954758.1536744310.git.amit.kucheria@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org One thermal zone per cpu is defined Signed-off-by: Amit Kucheria Reviewed-by: Matthias Kaehlcke Tested-by: Matthias Kaehlcke --- arch/arm64/boot/dts/qcom/sdm845.dtsi | 170 +++++++++++++++++++++++++++ 1 file changed, 170 insertions(+) -- 2.17.1 Acked-by: Andy Gross diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 0c9a2aa6a1b5..eb801922f6bb 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -1104,4 +1104,174 @@ }; }; }; + + thermal-zones { + cpu0-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 1>; + + trips { + cpu_alert0: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit0: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + + cpu1-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 2>; + + trips { + cpu_alert1: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit1: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + + cpu2-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 3>; + + trips { + cpu_alert2: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit2: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + + cpu3-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 4>; + + trips { + cpu_alert3: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit3: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + + cpu4-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 7>; + + trips { + cpu_alert4: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit4: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + + cpu5-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 8>; + + trips { + cpu_alert5: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit5: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + + cpu6-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 9>; + + trips { + cpu_alert6: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit6: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + + cpu7-thermal { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens0 10>; + + trips { + cpu_alert7: trip0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit7: trip1 { + temperature = <110000>; + hysteresis = <1000>; + type = "critical"; + }; + }; + }; + }; };