From patchwork Tue Jun 4 08:14:27 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "\(Exiting\) Baolin Wang" X-Patchwork-Id: 165715 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp5523441ili; Tue, 4 Jun 2019 01:15:23 -0700 (PDT) X-Google-Smtp-Source: APXvYqwUaE1mQKp0DDeCHJCR9fZD+d50GphZEu4yAkY6tHHNwcfnxi8Ke3ya0K2umAibWg94CboR X-Received: by 2002:a63:231d:: with SMTP id j29mr32772222pgj.278.1559636123652; Tue, 04 Jun 2019 01:15:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559636123; cv=none; d=google.com; s=arc-20160816; b=BoMyEQpTaldk6n0U/eQTi3KWtEkUEW90A4ZqLOQUVKD8hnbnWAsy9V+ntGlTnhobxk PjW0obEmyqSadfJnlT8ywBUOwERDMmHrAt0nFdcl5LrrG2meEUATki8K9eyHx13Q5vMs JhC7zoLYQP1CPaTjuEzqO15wO3+qVtncTOZ7UUv6V27dpnGN7gKDO+bW9QTgu+uLe9iF yK5x+vYE9ct6CioJ/YpVpdAsEu1A5JD/MqZT+f6Pb+/3RxSA3htjFGyqRwO//H/rXnOh IiBI18K8LBFuSsbVoyUbYiwHvu96Ay+wPS/K5IbO2n23Zdo6XzNBkNtIhS+4bBMyOn9c BwKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=psGipp4xyvA6ITMw9MQePCESgWaNPblRsxWV83tCX+4=; b=B9WFPcV19RUGMJ6yBWsSCBmNkwma/h87LxF2lOrkJNfrd7Vs3RNWAUAUWM1Cf1BMSz QHydywsXSL7ajzcH8zBw87vfQO1DdBLDpdu03uQoWoxm1dT8GHo2eUIf5k1wWd9RpDyt Xmsyp9xAGz5240beFxszaHlukoT5EQmkQLn/a408BVXMzHXpuBUacBpOjF0povkuOswc eD8YnFzZyy8hmcEmiI7dV+C7OZBiyZq7cVFFFSugQC+368MPBDFbWTdQ9wc1TtpWcu1B EympAr5zn9KEPtB0m79UIJQ1KMisxw7wMvzL60UfeEgSRYK2HttEpNUZGeZmpJej80+D wXnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Rk1RfYD3; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v19si22021193plo.413.2019.06.04.01.15.23; Tue, 04 Jun 2019 01:15:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Rk1RfYD3; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727183AbfFDIPW (ORCPT + 7 others); Tue, 4 Jun 2019 04:15:22 -0400 Received: from mail-pf1-f194.google.com ([209.85.210.194]:39421 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726819AbfFDIPV (ORCPT ); Tue, 4 Jun 2019 04:15:21 -0400 Received: by mail-pf1-f194.google.com with SMTP id j2so12213053pfe.6 for ; Tue, 04 Jun 2019 01:15:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=psGipp4xyvA6ITMw9MQePCESgWaNPblRsxWV83tCX+4=; b=Rk1RfYD3O1B47PXjsboBmdlUBgc8lREPnmsvxmlZ4K8tbkh9XtlFbnik9hg4P56Aue vqCyok4QonGQdHkxZSSuuFS6jhSm/NPbnnsrHIUNGu0BDi0lEwrpQqGPtV9+JT6czANw n6jjOqhPttUEOa8TtLKAQ9Eak8U0r9YB6rMRVZz+D4bWe6j738SSpVm3TR3OKtR/ICwX FtnPJSEFPw9flefbuW7WCJ+xLAqJTcCte3FVf3L/rqnX2mYXrYhElN0tb0xYCnYU//c2 z1JGQfgT7b6nq/Z1fc3StiLbNMErzmcJ2zLaSjcx8Rswz5rPxDpQl1VFS2Oqjd5LnE6A 4nwA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=psGipp4xyvA6ITMw9MQePCESgWaNPblRsxWV83tCX+4=; b=LPz6hXgsTDzQ9TwkfkcqTJ5rEwWXoFw4rQOqOlFEN4qdbUgg+o+DrNFd9uPgSwbQFK 4MA4RgwY6fJS2tMfHPvy55QGi/Ur5pwUoTGo8NIxL44zZ0vGlYcdN5fMGA23XnVp4tTb Gn8+fCTTBcD/VwBt8v5hsWpOgh0oK7ilz8BBozxf8DcxYl7AqRyBX/dvi7PS5b0DaKhs fpWVW/Sz6NALmK4DmQNv58H+6lEnmZAhUSYhA9uW3j93RvEQqae9PLF9l0FHQe21H60H zKJq3XKlhNSXNOWuEFhkvjc4Y8jSuQAAke8B9xwOeUa6gWIBN3WK+b5EMQ4X5oSO/A/A Rsaw== X-Gm-Message-State: APjAAAXGLC+dDsD8Xye3gLoWGTRK661DdvIDBUd6g7RDVe8Pclx2wJfq wBuJBiIAZr4y7JGBJBU984Emrw== X-Received: by 2002:a63:70f:: with SMTP id 15mr17140238pgh.432.1559636120682; Tue, 04 Jun 2019 01:15:20 -0700 (PDT) Received: from baolinwangubtpc.spreadtrum.com ([117.18.48.82]) by smtp.gmail.com with ESMTPSA id j4sm14818804pgc.56.2019.06.04.01.15.16 (version=TLS1 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 04 Jun 2019 01:15:20 -0700 (PDT) From: Baolin Wang To: adrian.hunter@intel.com, ulf.hansson@linaro.org, zhang.lyra@gmail.com, orsonzhai@gmail.com, robh+dt@kernel.org, mark.rutland@arm.com, arnd@arndb.de, olof@lixom.net Cc: baolin.wang@linaro.org, vincent.guittot@linaro.org, arm@kernel.org, linux-arm-kernel@lists.infradead.org, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v2 7/9] dt-bindings: mmc: sprd: Add PHY DLL delay documentation Date: Tue, 4 Jun 2019 16:14:27 +0800 Message-Id: <6caaa6afd1b69fc491c36c665a954becb50d616b.1559635435.git.baolin.wang@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Introduce some PHY DLL delays properties to help to sample the PHY clock. Signed-off-by: Baolin Wang --- .../devicetree/bindings/mmc/sdhci-sprd.txt | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) -- 1.7.9.5 diff --git a/Documentation/devicetree/bindings/mmc/sdhci-sprd.txt b/Documentation/devicetree/bindings/mmc/sdhci-sprd.txt index a285c77..e675397 100644 --- a/Documentation/devicetree/bindings/mmc/sdhci-sprd.txt +++ b/Documentation/devicetree/bindings/mmc/sdhci-sprd.txt @@ -20,6 +20,23 @@ Optional properties: - assigned-clocks: the same with "sdio" clock - assigned-clock-parents: the default parent of "sdio" clock +PHY DLL delays are used to delay the data valid window, and align the window +to sampling clock. PHY DLL delays can be configured by following properties, +and each property contains 4 cells which are used to configure the clock data +write line delay value, clock read command line delay value, clock read data +positive edge delay value and clock read data negative edge delay value. +Each cell's delay value unit is cycle of the PHY clock. + +- sprd,phy-delay-legacy: Delay value for legacy timing. +- sprd,phy-delay-sd-highspeed: Delay value for SD high-speed timing. +- sprd,phy-delay-sd-uhs-sdr50: Delay value for SD UHS SDR50 timing. +- sprd,phy-delay-sd-uhs-sdr104: Delay value for SD UHS SDR50 timing. +- sprd,phy-delay-mmc-highspeed: Delay value for MMC high-speed timing. +- sprd,phy-delay-mmc-ddr52: Delay value for MMC DDR52 timing. +- sprd,phy-delay-mmc-hs200: Delay value for MMC HS200 timing. +- sprd,phy-delay-mmc-hs400: Delay value for MMC HS400 timing. +- sprd,phy-delay-mmc-hs400es: Delay value for MMC HS400 enhanced strobe timing. + Examples: sdio0: sdio@20600000 { @@ -33,6 +50,7 @@ sdio0: sdio@20600000 { assigned-clocks = <&ap_clk CLK_EMMC_2X>; assigned-clock-parents = <&rpll CLK_RPLL_390M>; + sprd,phy-delay-sd-uhs-sdr104 = <0x3f 0x7f 0x2e 0x2e>; bus-width = <8>; non-removable; no-sdio;