From patchwork Mon Sep 26 07:44:09 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 609420 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CCE3FC6FA8E for ; Mon, 26 Sep 2022 07:48:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234362AbiIZHr7 (ORCPT ); Mon, 26 Sep 2022 03:47:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41604 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234116AbiIZHrV (ORCPT ); Mon, 26 Sep 2022 03:47:21 -0400 Received: from mail-lf1-x132.google.com (mail-lf1-x132.google.com [IPv6:2a00:1450:4864:20::132]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5564E36DDC for ; Mon, 26 Sep 2022 00:45:17 -0700 (PDT) Received: by mail-lf1-x132.google.com with SMTP id z25so9523523lfr.2 for ; Mon, 26 Sep 2022 00:45:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=8nwp/MQe8qtj/E8pIN4GqMEGKKKg4JslS5CxcegQMDk=; b=qTGB9GjJz4hAaJjBdRcTUR81/6G4ePdr5l2sHrUvHIf/TQ05H8E07U2+dbxzJQrNgS TkOQWuAt9EMSQ/F+zGVNqJRmFZaTiG0PJiXSARF93OJH1evkUwSxyRkSvf9WROYXuBsl 9Y+V+A/pzAwdPWKFdEnen2sCfNxxL4oJCW/b4cngL84XkrSYFvsmd5t8MIncaH7H6r8I 5GGeWoCSzoOWDgyqahLkAWJnonA2NSlGSHjLd1r7h5WO6K3zKZUgSzvlzF1jF3zM9uPR wkfEQSDvq7FH5WKacohWUWJGFgdJ8W4O0eYGCQDVwt61zkqFZTsmWBOkVQp6F4g+da5g efzg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=8nwp/MQe8qtj/E8pIN4GqMEGKKKg4JslS5CxcegQMDk=; b=xKpBvFqo14VzbZRKGD2SvcFBL4DL3dvl5r86Eu2pZcOBPkPeTzVYFzakDj9lj8cKlH WbixQrROFqseBf4Y+wp//yYdLW28rMpzgVdXLSmvr2bptFa4GWXqq5LJPITCeisWfcU5 UXw7Eqh6nAIWzu8w6sR7wz4clUfw3j9+YXYTTDQkvQR/phqeCoR3yGohnAhM3x5zhlht HHTv2NEXTUkQGBt4jC8icF3ZbH6fOSX8F2dXYEzJZcuEYnWFVmcVNEWnK2jO5OPf4BYy 2CkcRNa+6ICnnZIAhxVBUZ4iG0tq2udPlNV+MGpuxIgekX0fH0jXjKY9iFhTYTRW+W5H X8hg== X-Gm-Message-State: ACrzQf3ikDT0E0Mw6l1Hw6RzLV1okA/yPNVqBsasIocF52j5S1oOcbsT seIk2wwFw/3gDSCg2M/NotWRJg== X-Google-Smtp-Source: AMsMyM49e1nHwNafe160Mhf0QfpxnfNvEBxv+pjeWIPthKFlnjxVvyDrADhcraPCk3EZgcaztzUijw== X-Received: by 2002:a05:6512:401d:b0:496:9971:78c5 with SMTP id br29-20020a056512401d00b00496997178c5mr7856346lfb.337.1664178317475; Mon, 26 Sep 2022 00:45:17 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id g6-20020a19e046000000b004978e51b691sm2453298lfj.266.2022.09.26.00.45.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Sep 2022 00:45:16 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v2 27/33] dt-bindings: pinctrl: qcom,sdx55: fix matching pin config Date: Mon, 26 Sep 2022 09:44:09 +0200 Message-Id: <20220926074415.53100-28-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220926074415.53100-1-krzysztof.kozlowski@linaro.org> References: <20220926074415.53100-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org The TLMM pin controller follows generic pin-controller bindings, so should have subnodes with '-state' and '-pins'. Otherwise the subnodes (level one and two) are not properly matched. qcom-sdx55-telit-fn980-tlb.dtb: pinctrl@f100000: 'pcie_ep_clkreq_default', 'pcie_ep_perst_default', 'pcie_ep_wake_default' do not match any of the regexes: '-pins$', 'pinctrl-[0-9]+' This method also unifies the bindings with other Qualcomm TLMM and LPASS pinctrl bindings. Signed-off-by: Krzysztof Kozlowski --- .../bindings/pinctrl/qcom,sdx55-pinctrl.yaml | 14 +++++++++++--- 1 file changed, 11 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sdx55-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sdx55-pinctrl.yaml index a38090b14aab..fff57abf4fbc 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sdx55-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sdx55-pinctrl.yaml @@ -45,9 +45,17 @@ properties: gpio-reserved-ranges: maxItems: 1 -#PIN CONFIGURATION NODES patternProperties: - '-pins$': + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sdx55-tlmm-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sdx55-tlmm-state" + additionalProperties: false + +$defs: + qcom-sdx55-tlmm-state: type: object description: Pinctrl node's client devices use subnodes for desired pin configuration. @@ -146,7 +154,7 @@ examples: #interrupt-cells = <2>; interrupts = ; - serial-pins { + serial-state { pins = "gpio8", "gpio9"; function = "blsp_uart3"; drive-strength = <8>;