From patchwork Tue Sep 27 15:34:25 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 609833 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 779A2C07E9D for ; Tue, 27 Sep 2022 15:36:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232344AbiI0PgE (ORCPT ); Tue, 27 Sep 2022 11:36:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49566 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232489AbiI0Pf3 (ORCPT ); Tue, 27 Sep 2022 11:35:29 -0400 Received: from mail-lf1-x12b.google.com (mail-lf1-x12b.google.com [IPv6:2a00:1450:4864:20::12b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EF2D2BC95 for ; Tue, 27 Sep 2022 08:35:07 -0700 (PDT) Received: by mail-lf1-x12b.google.com with SMTP id k10so16294971lfm.4 for ; Tue, 27 Sep 2022 08:35:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=zT8UiKfr/gDYKXXmUq9gzvaa31odxuTetUkxcN0CAdY=; b=DHkh3+rfWDLj9xqBqCSVgZPfFfVInHbZY1HtqHWIqtKRQuWdUn6Ug9Mf1Fc8eeXpRB LlzPs4GXNjgv7WT0p8n/rkx9XyGt1DKlQ9qAov9xmMiuHBZ/WfRy38lte9sowUvVYmMg 4ezZ83YhJ1XRm8iXk1vyzo9T8hG8d1HdakHPEGqvmFQUTtV6qckvrZZdiluvODOibCiZ B97rW3uHF3avwXUYV7BZOaa79/LVpKBoCJtOGpz+vT6nyRL7pzWKyK+J7AnZgPNu/0WB E2LPTJwcd3+pEe82GdTCAUpG/0icXnxVCZPp5KP7Fwn71x3xv2NN+CbFf1p0T3GZvKQg ISVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=zT8UiKfr/gDYKXXmUq9gzvaa31odxuTetUkxcN0CAdY=; b=0gAO/Mz3WnHIHrsU7a2y5uAp6syEff2xU5wa6BWsQeFzLfOkJD4lZYcJIQqWwQmqha f5fiWSQX2fux7xiA1xM209Poaz95ULLaV4/M4PbWB8l6pO8FBJiE0PvmzIvziSTSYtjU k3PaE38ELgY790NuO3NQxpPoWC0fe/HlURi/TpSsrkKV35B7xmQpPQgnvszUuBbPIu5L au2+dcV8r/0IAEB2o0uaeH6pIS4xDiSTERpNA/H3rP0LEalbl37CiqO0ijYvk1/g0ovO 4Q2uu2DhqSjqngF7vyZbBHOYOS+CotOx2NK8Wi7eoNj3+1R/u17Lrf9trE2IV0PIUmhd xEBg== X-Gm-Message-State: ACrzQf3L6GUvi1obQj1XIdj1egs4kRJSmfeQJFf+KJ/k3Eou8tyQ3MD8 VvGqyo1P7GfdXxPrZJv1As15QQ== X-Google-Smtp-Source: AMsMyM5ndeaosLA18SrxmnXKuCCidCU1ADTJ5RGu+mFznyfEjsJHDSqLoY8E6fIjbaRozpesqo4owg== X-Received: by 2002:a05:6512:12d6:b0:49f:48d4:a1c4 with SMTP id p22-20020a05651212d600b0049f48d4a1c4mr11509856lfg.52.1664292905442; Tue, 27 Sep 2022 08:35:05 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id o18-20020a2e7312000000b00268bc2c1ed0sm191592ljc.22.2022.09.27.08.35.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Sep 2022 08:35:01 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Srinivas Kandagatla , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski , Rob Herring Subject: [PATCH v2 08/12] dt-bindings: pinctrl: qcom,sc8280xp-lpass-lpi: fix matching pin config Date: Tue, 27 Sep 2022 17:34:25 +0200 Message-Id: <20220927153429.55365-9-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220927153429.55365-1-krzysztof.kozlowski@linaro.org> References: <20220927153429.55365-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org The LPASS pin controller follows generic pin-controller bindings, so just like TLMM, should have subnodes with '-state' and '-pins'. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Rob Herring --- .../qcom,sc8280xp-lpass-lpi-pinctrl.yaml | 29 +++++++++++++++++-- 1 file changed, 27 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml index fb3ad6c0d80e..edf38c774514 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml @@ -43,9 +43,17 @@ properties: gpio-ranges: maxItems: 1 -#PIN CONFIGURATION NODES patternProperties: - '-pins$': + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sc8280xp-lpass-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sc8280xp-lpass-state" + additionalProperties: false + +$defs: + qcom-sc8280xp-lpass-state: type: object description: Pinctrl node's client devices use subnodes for desired pin configuration. @@ -130,4 +138,21 @@ examples: gpio-controller; #gpio-cells = <2>; gpio-ranges = <&lpi_tlmm 0 0 18>; + + dmic01-state { + dmic01-clk-pins { + pins = "gpio16"; + function = "dmic1_clk"; + }; + + dmic01-clk-sleep-pins { + pins = "gpio16"; + function = "dmic1_clk"; + }; + }; + + tx-swr-data-sleep-state { + pins = "gpio0", "gpio1"; + function = "swr_tx_data"; + }; };