From patchwork Mon Aug 26 08:42:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Andrei Stefanescu X-Patchwork-Id: 822803 Received: from DU2PR03CU002.outbound.protection.outlook.com (mail-northeuropeazon11012053.outbound.protection.outlook.com [52.101.66.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B06C013B59E; Mon, 26 Aug 2024 08:43:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.66.53 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724661783; cv=fail; b=A38vRI4X+sWq7PoqocmA5j2E65S7tqhpTnTJaafU+mYrbjyvcasJsXfButQDJYNOdR6hmx3TMoJsS8cYgkYow8ymNwrIN2TeEg3Tu7n4xASlVKPNbKo8nLk9mSCzCD8AamjaI/AjhbKXsKrLBpsbv3YFkc7opMrtbfwTfZ8uaBM= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724661783; c=relaxed/simple; bh=py9UcvlANlcZm9sz+alTdkwJB17wkajPWo7D37zLCF4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=pYj0fOKZDenfbu93XMzYKXuDVAzok2iLIT7m14SPX2x3ku5lzFv+cBOPPhPk7L/DHavwpcUQo76kQ3S8UflZNwqwY2GmcNPmgzCTYBhemd88LftqZwPuw8Lp8rK2LxDj9/sjLsX8H6gChR/OTEzRFhPw6qcnuaun9cnnoU23C7w= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=AachgdLl; arc=fail smtp.client-ip=52.101.66.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="AachgdLl" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=LvnboI1OZMoGbpNP8npAi69iCRjdVet0NbF0DFVqd7Ycz7mVLqp/LqjuoaoOLTr5ulr3iDarAfFyKClMCA6CkeZ4p1X2DFNcTi6YHKYdVe3s8yaUC5suLB+glC/gmXIN+9TCquWDbWyGntVYTqf4Rbx7vriJIr2AEcIQZem1jd+Kvdd7Yr4iUkdTp4e3XZGVOczYeL8ipXNGBrBg0Ax2iJRaIttGArOFcwuYpabTUDzc64HMC6b9L1itijH+zMWtTnq5egiYYDp/JQ0PDABDQT1GqMkdTkVyXXh3ATeqfcLRyGjaoEaOEJ4nN8FpiqA9voBytreHgcuVyoCq1wQUpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=P8j2gltZLRThG6UogAJFhaJyejbj4lbQT3rvYw543/E=; b=QhXIRq2mUA95OOsuQDKR2YEWlfBrtcYQIuqDoq4nzvcaXQ5ZHon5hn8hOlMINfrrFE7JKSEbCb1HZeKqlaU8Mrush58VggDjuqopjP/7AokphZ+e/KKB/GyP9k0mGOfoHecPRSzXPy78ny6Zo6q/kYmwlec9347wRm9uFzXDUa4tS+DNAobc5GwmB2A1ZS66JbL5oD2iXd08fJuZyTnMzuCyZ2zHvrR++3/OMH+cDofbtZbfyC0E9wFKp9k4IwkKMl4ePbIBTv9z3pNyps43xJQOMdB2UMhVAjxSaVogNnQcIBQlD8mTNj2D1zGMOsl+mUo3bpS9tO0ITCWmD7edUA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=P8j2gltZLRThG6UogAJFhaJyejbj4lbQT3rvYw543/E=; b=AachgdLl2bvvFs9jk2yFH1Y/VfGUIS1I/nqmta4YW/yqZzqzDpKMQ17Sf+81ULk9l4zXHNkohyemNvpIjKCfYgYQJyr0VlpQth4CwSiQ/uNlK9BbEouPHLelL/6o5+4qxD00UTrwYQ2rPU1AvwS8Re44Otznjr2Y+c74/tapANZJxpeV4SOixVHX0F/ME2GeTEIRBnbAx4YjBe+erW/OucgUUhgmHc+LfC9A4Dce62JUIrgiDWSOL32pIvGpRqq3+mddcohM7jO3pS81uyQ9vmWTrcLjLXi/RdUxYt97JBNlHVicqSjNuB8VJ+Dim41RzouD64XjzYcpZQtsvXqshQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) by PAXPR04MB9680.eurprd04.prod.outlook.com (2603:10a6:102:23e::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7897.23; Mon, 26 Aug 2024 08:42:57 +0000 Received: from AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455]) by AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455%4]) with mapi id 15.20.7897.021; Mon, 26 Aug 2024 08:42:57 +0000 From: Andrei Stefanescu To: Linus Walleij , Bartosz Golaszewski , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chester Lin , Matthias Brugger , Ghennadi Procopciuc , Larisa Grigore Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Andrei Stefanescu Subject: [PATCH 2/3] drivers: gpio: siul2-s32g2: add NXP S32G2/S32G3 SoCs support Date: Mon, 26 Aug 2024 11:42:09 +0300 Message-ID: <20240826084214.2368673-3-andrei.stefanescu@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240826084214.2368673-1-andrei.stefanescu@oss.nxp.com> References: <20240826084214.2368673-1-andrei.stefanescu@oss.nxp.com> X-ClientProxiedBy: AS4P191CA0043.EURP191.PROD.OUTLOOK.COM (2603:10a6:20b:657::10) To AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM9PR04MB8487:EE_|PAXPR04MB9680:EE_ X-MS-Office365-Filtering-Correlation-Id: b7a6ac94-dfae-4005-5045-08dcc5ab157a X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|7416014|376014|52116014|1800799024|366016|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?LZBvWa4gaZhEh3giOhlpS/B3a2T1GFL?= =?utf-8?q?1ML9LL4ZzJ8TDd0Apkc+IB8Or9kj3Ff73uKrXrH+6RiO1pflB0Z05errwssbgfC4U?= =?utf-8?q?WwUdwPQOXfkJEmJiqz+LRTWslmzc7h6hVfAKvN8IfS50aLzS6d50UsXYA0xNv9G3B?= =?utf-8?q?aPp4N4rLw4gcduQUpWptTusY+XDkiy7t58SRFuKEqL9mw0sn+6wd06JGO+kiCh2+Y?= =?utf-8?q?SAzGtEs62f9mdSw4kvbkOcyZN4WDhdL2BolTfr2iN/Vup+bW2UQSi/WIO2p5I1iCo?= =?utf-8?q?5hCeJJpTigLAWfkCk23oh14SewxGtt8Wj2kF0dB1iYIDmD02vKosiRauiDo2gN4nY?= =?utf-8?q?wD+ZdVt96Cix4eV8HC9CceINUhYxd1hwDqQwqdbORjOPL2Zt20YFH5Bwz8IDowthk?= =?utf-8?q?dc+LUIja9cusYyj0Ccq7hcSeVf3pw0BZwZ2cAeknHFpmvi3EmNKQp211fKIeWeOze?= =?utf-8?q?ICpCHzYkxM97P3ffrtcj+gEk9dzv6rGB2ssOEFsGzekNxI2MIvku50ojaYJ/5wcVk?= =?utf-8?q?a7grR+t81W/IRR5qxRcEqJz2B1utPcKHtSLlJJJ50pqxBj6D0A7zfSDmMmMf+kDDV?= =?utf-8?q?mMFavxcrz1sxi11TbP2KxOmNyr5JHh0mK4gsvqvZwB7kZtkM6yKhA2tlSRAcAo/rW?= =?utf-8?q?V18fFo5Kyf/AK9XrCoQ7Nbm0/7+1PIH/wH8ShcwT7xNOfQaueCtuxo9MJUqIohNja?= =?utf-8?q?YB0eZoBnE5RIlXvLudHg+MPrhmeeX43o7cOUQkGxmO5L5xU3nVNwf1/Z1JbtvtFIl?= =?utf-8?q?MTSRN2aRoiL/e52Q/ScMC4K+33BQPaGvB6wbpddHvWZN6n+v0OzfP7IQ+XMvspxRv?= =?utf-8?q?Mp41v/10n2F4yO4ke3nK0PXf8NEJTqglYF+LNa5WCTLR0gK3HbNdFpSbsdU8EERF8?= =?utf-8?q?HTnqRKPAAky499zXqcJMAFMzeF5c58Khj73herZWefJCJNEig3KKfS6a/0OQ72Ov4?= =?utf-8?q?RgB867NTQFKBhkO1aKALYytjKRV+9DI5Gm1yusIl9AuFuPZwAdbsQsDOD50FsDjGq?= =?utf-8?q?LgwDBbQ3evgYfeYCbTX1tGLYbr1eiryVTBvqKi40Zav+d7U0GSVD9G+ASI3b8Zg0+?= =?utf-8?q?O185G1GRZwJKoYDWKDq9UPeEvf12nt1UAyt8ea1ToG1aDlbaXfEfee3bKPNm3kk7/?= =?utf-8?q?I1BX/rz0hSl6oMLNUbya12srt31i/cw7t2bfVnOkzZ3lAzyZYYZb/6IoYqRj2kVf+?= =?utf-8?q?uMiiSYV5RJ5Nr/T2qXldb68PD95Rf7v7Jpsqn/LbWBfznyEozzNh0U3jgHFJPA7W3?= =?utf-8?q?cQ7tmn+QIM8H7Uc6AARZp4/MamumAmx4HkvnyyZQiP5Q1Dtn9YcPSb8K/HheT8P9Z?= =?utf-8?q?Vm3MO8dNaLIhFwPqmwBJtQJyutTdbP0kdQ=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM9PR04MB8487.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(7416014)(376014)(52116014)(1800799024)(366016)(38350700014); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?KLGJtrEdky0y6kL9HCZj6As4Xqhm?= =?utf-8?q?e+z6VBw5WEWgCRZ4ZGjzBUd90loOyutVCQTx8EtubX6JzRYLlvg5em4DwH6buUs11?= =?utf-8?q?SPHJlmIICYYBlK8OhQcRpMAC7AHL54KkV3Ij6+k5aLw+DuR6FkMY6FYvTEvu35hTd?= =?utf-8?q?vJTNYvuE7vdYLP2BWs59IAiBeKmCsw2ybY2NUNeXeJwWGPrbyiDdA7Pc44vmPX088?= =?utf-8?q?3weF2EHQMHLibhWJAeWB0rXNQeSa8gxc3F3GJftfyNDpcTOVGy9sCGuH/4O9DR/Ca?= =?utf-8?q?uEtGDxTJL4izMr4OqZPk/b46MQk3d1HsM2KJuA5GQbX6U9N0Dg5k//ML784tGYK/4?= =?utf-8?q?igd+o8B9VnKZU9sAFyq/m2X1oMCitwFwcjDKeGgdwMQmTZmgsVfAQbqK9lQMTBce4?= =?utf-8?q?ZtHe9Cd8O7pAzSWGHOoO2sEFx9CucaBPhVRecLVAKFqOBbYRkop1PYPSdNqhIyCNd?= =?utf-8?q?JdIanXLQbY5t3RyqPXabgueTeBNcKT7wmRHiBkgOiGmTcz0E2w/XibX5GSaL4Zl80?= =?utf-8?q?EfTIyrfsz1zpeCw7cp5xAoSe7kKZgWrY9v6kF/z+guykE9ZCMVsV5tyA2GNJOJDxn?= =?utf-8?q?rBeO3uDjyrL2G9O7i26ecU8icDh+xKJSgR/D6Vh3XYRESaZDuND/AdpMkapcT3/py?= =?utf-8?q?OYmDloGnNL+GLUnr6zO/oY0GywFyCvjKDOhNfW44xjvaywW0b3HDKBZ9DIopfZLr3?= =?utf-8?q?75zVoHVr/1BHhPLDXymVzh2Zmf82WPwf1Y1G6elKAW6MlJSrqsxfMulMBBhCETff/?= =?utf-8?q?VhaFmFQD+/unIX3IFKJan1qBX9vO5VZg4hKtVWP+X3wPRqTumYc5ykOokResm4BtZ?= =?utf-8?q?bfXLpwaOymyPGQ9W7V0lNWX0mD6MFGlJgnIgzKVPHiQtJadOn+4kR25BZDm43Zfbh?= =?utf-8?q?Wi6HFN/GY5U+sBYfH1uT+gtVTXI6PIJK7wndKFw+zYn4Zzd1CkJnL0LZr5Y+IsboQ?= =?utf-8?q?0TSMwXSd7HhircZ1xSFAOp++vmjEiPaItfHLFdC5c5dr4yKclZ5V3J5FuuMdXX5/e?= =?utf-8?q?LxJgRVeXLKYR/VzGG3+UZ7pGryY28pEAX8AdDI3GWbrl39pGIMoo+LfcPG4zH4QRL?= =?utf-8?q?8inkHJIUUYjVwXGuznw7xm2y7bFLhBEC8DAuPHlB6qrmq93RdCUNgqR4EcwhhTvjs?= =?utf-8?q?49eq7hyS/uk2tcOWfN5wDR44gCapf6hUliGAkv4ZQqKJRD3CiAd5/p/ZDRdCJ7Ipf?= =?utf-8?q?2RS4wn3YjZXALgtHNaQl3+4FjR20fCmBG+B4b1Am8EfBznmuStU8bVVT9b39dJeTP?= =?utf-8?q?UzhyM7aagKvw0dS0e/8xpCgt5WBKJle+5hZsTIUtAohaJHqJBxovGGkycIaa7YZgk?= =?utf-8?q?zAPq0NiHI65m0MjTrRo4eCl/efoLDIWU4w+ZGpqmV9VcQ6yGh7TudkhUfpq6jOUoX?= =?utf-8?q?iOgLoT3MqGMse8S/Ovkhlxs5u9jG4suTItzsBMO6VraBzYIdF9JF1R4iYw3B2D/hk?= =?utf-8?q?bfML7C2cCfwpUX+6QX8DglskS2TDDSYsrxrbIalYEQemHTrBWIWcPYgB6a0Npp3Lm?= =?utf-8?q?UDCfynGwgWklyPP1HfDkNwVLzH6nSKAPhg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: b7a6ac94-dfae-4005-5045-08dcc5ab157a X-MS-Exchange-CrossTenant-AuthSource: AM9PR04MB8487.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Aug 2024 08:42:57.1676 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 8a0aSxULSgAOcqWxZt8I2HE5uSc4vC3wlGEDDs1nphXXC8z/Elw6gVXkggZFvMcZCIdiNcGeZaxp9eHX51A6+WICCTdr3xw18X23HHyXDNw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9680 Add the GPIO driver for S32G2/S32G3 SoCs. This driver uses the SIUL2 (System Integration Unit Lite2) hardware module. There are two SIUL2 hardware modules present, SIUL2_0(controlling GPIOs 0-101) and SIUL2_1 for the rest. The GPIOs are not fully contiguous, there are some gaps: - GPIO102 up to GPIO111(inclusive) are invalid - GPIO123 up to GPIO143(inclusive) are invalid Some GPIOs are input only(i.e. GPI182) though this restriction is not yet enforced in code. This patch adds basic GPIO functionality(no interrupts, no suspend/resume functions). Signed-off-by: Andrei Stefanescu --- drivers/gpio/Kconfig | 8 + drivers/gpio/Makefile | 1 + drivers/gpio/gpio-siul2-s32g2.c | 607 ++++++++++++++++++++++++++++++++ 3 files changed, 616 insertions(+) create mode 100644 drivers/gpio/gpio-siul2-s32g2.c diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index 58f43bcced7c..0c3c94daab0f 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -643,6 +643,14 @@ config GPIO_SIOX Say yes here to support SIOX I/O devices. These are units connected via a SIOX bus and have a number of fixed-direction I/O lines. +config GPIO_SIUL2_S32G2 + tristate "GPIO driver for S32G2/S32G3" + depends on OF_GPIO + help + This enables support for the SIUL2 GPIOs found on the S32G2/S32G3 + chips. Say yes here to enable the SIUL2 to be used as an GPIO + controller for S32G2/S32G3 platforms. + config GPIO_SNPS_CREG bool "Synopsys GPIO via CREG (Control REGisters) driver" depends on ARC || COMPILE_TEST diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile index 64dd6d9d730d..fb6e770a64b9 100644 --- a/drivers/gpio/Makefile +++ b/drivers/gpio/Makefile @@ -149,6 +149,7 @@ obj-$(CONFIG_GPIO_SCH) += gpio-sch.o obj-$(CONFIG_GPIO_SIFIVE) += gpio-sifive.o obj-$(CONFIG_GPIO_SIM) += gpio-sim.o obj-$(CONFIG_GPIO_SIOX) += gpio-siox.o +obj-$(CONFIG_GPIO_SIUL2_S32G2) += gpio-siul2-s32g2.o obj-$(CONFIG_GPIO_SL28CPLD) += gpio-sl28cpld.o obj-$(CONFIG_GPIO_SLOPPY_LOGIC_ANALYZER) += gpio-sloppy-logic-analyzer.o obj-$(CONFIG_GPIO_SODAVILLE) += gpio-sodaville.o diff --git a/drivers/gpio/gpio-siul2-s32g2.c b/drivers/gpio/gpio-siul2-s32g2.c new file mode 100644 index 000000000000..07df16299237 --- /dev/null +++ b/drivers/gpio/gpio-siul2-s32g2.c @@ -0,0 +1,607 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * SIUL2 GPIO support. + * + * Copyright (c) 2016 Freescale Semiconductor, Inc. + * Copyright 2018-2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* PGPDOs are 16bit registers that come in big endian + * order if they are grouped in pairs of two. + * + * For example, the order is PGPDO1, PGPDO0, PGPDO3, PGPDO2... + */ +#define SIUL2_PGPDO(N) (((N) ^ 1) * 2) +#define S32G2_SIUL2_NUM 2 +#define S32G2_PADS_DTS_TAG_LEN (7) + +#define SIUL2_GPIO_16_PAD_SIZE 16 + +/** + * struct siul2_device_data - platform data attached to the compatible. + * @pad_access: access table for I/O pads, consists of S32G2_SIUL2_NUM tables. + * @reset_cnt: reset the pin name counter to zero when switching to SIUL2_1. + */ +struct siul2_device_data { + const struct regmap_access_table **pad_access; + const bool reset_cnt; +}; + +/** + * struct siul2_desc - describes a SIUL2 hw module. + * @pad_access: array of valid I/O pads. + * @opadmap: the regmap of the Parallel GPIO Pad Data Out Register. + * @ipadmap: the regmap of the Parallel GPIO Pad Data In Register. + * @gpio_base: the first GPIO pin. + * @gpio_num: the number of GPIO pins. + */ +struct siul2_desc { + const struct regmap_access_table *pad_access; + struct regmap *opadmap; + struct regmap *ipadmap; + u32 gpio_base; + u32 gpio_num; +}; + +/** + * struct siul2_gpio_dev - describes a group of GPIO pins. + * @platdata: the platform data. + * @siul2: SIUL2_0 and SIUL2_1 modules information. + * @pin_dir_bitmap: the bitmap with pin directions. + * @gc: the GPIO chip. + * @lock: mutual access to bitmaps. + */ +struct siul2_gpio_dev { + const struct siul2_device_data *platdata; + struct siul2_desc siul2[S32G2_SIUL2_NUM]; + unsigned long *pin_dir_bitmap; + struct gpio_chip gc; + raw_spinlock_t lock; +}; + +static inline int siul2_get_gpio_pinspec(struct platform_device *pdev, + struct of_phandle_args *pinspec, + unsigned int range_index) +{ + struct device_node *np = pdev->dev.of_node; + + return of_parse_phandle_with_fixed_args(np, "gpio-ranges", 3, + range_index, pinspec); +} + +static inline struct regmap *siul2_offset_to_regmap(struct siul2_gpio_dev *dev, + unsigned int offset, + bool input) +{ + struct siul2_desc *siul2; + size_t i; + + for (i = 0; i < ARRAY_SIZE(dev->siul2); i++) { + siul2 = &dev->siul2[i]; + if (offset >= siul2->gpio_base && + offset - siul2->gpio_base < siul2->gpio_num) + return input ? siul2->ipadmap : siul2->opadmap; + } + + return NULL; +} + +static inline void siul2_gpio_set_direction(struct siul2_gpio_dev *dev, + unsigned int gpio, int dir) +{ + unsigned long flags; + + raw_spin_lock_irqsave(&dev->lock, flags); + + if (dir == GPIO_LINE_DIRECTION_IN) + bitmap_clear(dev->pin_dir_bitmap, gpio, 1); + else + bitmap_set(dev->pin_dir_bitmap, gpio, 1); + + raw_spin_unlock_irqrestore(&dev->lock, flags); +} + +static inline int siul2_get_direction(struct siul2_gpio_dev *dev, + unsigned int gpio) +{ + return test_bit(gpio, dev->pin_dir_bitmap) ? GPIO_LINE_DIRECTION_OUT : + GPIO_LINE_DIRECTION_IN; +} + +static inline struct siul2_gpio_dev *to_siul2_gpio_dev(struct gpio_chip *chip) +{ + return container_of(chip, struct siul2_gpio_dev, gc); +} + +static int siul2_gpio_dir_in(struct gpio_chip *chip, unsigned int gpio) +{ + struct siul2_gpio_dev *gpio_dev; + int ret = 0; + + ret = pinctrl_gpio_direction_input(chip, gpio); + if (ret) + return ret; + + gpio_dev = to_siul2_gpio_dev(chip); + siul2_gpio_set_direction(gpio_dev, gpio, GPIO_LINE_DIRECTION_IN); + + return 0; +} + +static int siul2_gpio_get_dir(struct gpio_chip *chip, unsigned int gpio) +{ + return siul2_get_direction(to_siul2_gpio_dev(chip), gpio); +} + +static unsigned int siul2_pin2pad(unsigned int pin) +{ + return pin / SIUL2_GPIO_16_PAD_SIZE; +} + +static u16 siul2_pin2mask(unsigned int pin) +{ + /** + * From Reference manual : + * PGPDOx[PPDOy] = GPDO(x × 16) + (15 - y)[PDO_(x × 16) + (15 - y)] + */ + return BIT(SIUL2_GPIO_16_PAD_SIZE - 1 - pin % SIUL2_GPIO_16_PAD_SIZE); +} + +static inline u32 siul2_get_pad_offset(unsigned int pad) +{ + return SIUL2_PGPDO(pad); +} + +static void siul2_gpio_set_val(struct gpio_chip *chip, unsigned int offset, + int value) +{ + struct siul2_gpio_dev *gpio_dev = to_siul2_gpio_dev(chip); + unsigned int pad, reg_offset; + struct regmap *regmap; + u16 mask; + + mask = siul2_pin2mask(offset); + pad = siul2_pin2pad(offset); + + reg_offset = siul2_get_pad_offset(pad); + regmap = siul2_offset_to_regmap(gpio_dev, offset, false); + if (!regmap) + return; + + value = value ? mask : 0; + + regmap_update_bits(regmap, reg_offset, mask, value); +} + +static int siul2_gpio_dir_out(struct gpio_chip *chip, unsigned int gpio, + int val) +{ + struct siul2_gpio_dev *gpio_dev; + int ret = 0; + + gpio_dev = to_siul2_gpio_dev(chip); + siul2_gpio_set_val(chip, gpio, val); + + ret = pinctrl_gpio_direction_output(chip, gpio); + if (ret) + return ret; + + siul2_gpio_set_direction(gpio_dev, gpio, GPIO_LINE_DIRECTION_OUT); + + return 0; +} + +static int siul2_set_config(struct gpio_chip *chip, unsigned int offset, + unsigned long config) +{ + return pinctrl_gpio_set_config(chip, offset, config); +} + +static int siul2_gpio_request(struct gpio_chip *chip, unsigned int gpio) +{ + return pinctrl_gpio_request(chip, gpio); +} + +static void siul2_gpio_free(struct gpio_chip *chip, unsigned int gpio) +{ + pinctrl_gpio_free(chip, gpio); +} + +static void siul2_gpio_set(struct gpio_chip *chip, unsigned int offset, + int value) +{ + struct siul2_gpio_dev *gpio_dev = to_siul2_gpio_dev(chip); + + if (!gpio_dev) + return; + + if (siul2_get_direction(gpio_dev, offset) == GPIO_LINE_DIRECTION_IN) + return; + + siul2_gpio_set_val(chip, offset, value); +} + +static int siul2_gpio_get(struct gpio_chip *chip, unsigned int offset) +{ + struct siul2_gpio_dev *gpio_dev = to_siul2_gpio_dev(chip); + unsigned int mask, pad, reg_offset, data = 0; + struct regmap *regmap; + + mask = siul2_pin2mask(offset); + pad = siul2_pin2pad(offset); + + reg_offset = siul2_get_pad_offset(pad); + regmap = siul2_offset_to_regmap(gpio_dev, offset, true); + if (!regmap) + return -EINVAL; + + regmap_read(regmap, reg_offset, &data); + + return !!(data & mask); +} + +static const struct regmap_config siul2_regmap_conf = { + .val_bits = 32, + .reg_bits = 32, + .reg_stride = 4, + .cache_type = REGCACHE_FLAT, +}; + +static struct regmap *common_regmap_init(struct platform_device *pdev, + struct regmap_config *conf, + const char *name) +{ + struct device *dev = &pdev->dev; + struct resource *res; + resource_size_t size; + void __iomem *base; + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name); + if (!res) { + dev_err(&pdev->dev, "Failed to get MEM resource: %s\n", name); + return ERR_PTR(-EINVAL); + } + + base = devm_ioremap_resource(dev, res); + if (IS_ERR(base)) + return ERR_PTR(-ENOMEM); + + size = resource_size(res); + conf->val_bits = conf->reg_stride * 8; + conf->max_register = size - conf->reg_stride; + conf->name = name; + conf->use_raw_spinlock = true; + + if (conf->cache_type != REGCACHE_NONE) + conf->num_reg_defaults_raw = size / conf->reg_stride; + + return devm_regmap_init_mmio(dev, base, conf); +} + +static bool not_writable(__always_unused struct device *dev, + __always_unused unsigned int reg) +{ + return false; +} + +static struct regmap *init_padregmap(struct platform_device *pdev, + struct siul2_gpio_dev *gpio_dev, + int selector, bool input) +{ + const struct siul2_device_data *platdata = gpio_dev->platdata; + struct regmap_config regmap_conf = siul2_regmap_conf; + char dts_tag[S32G2_PADS_DTS_TAG_LEN]; + int err; + + regmap_conf.reg_stride = 2; + + if (selector != 0 && selector != 1) + return ERR_PTR(-EINVAL); + + regmap_conf.rd_table = platdata->pad_access[selector]; + + err = snprintf(dts_tag, ARRAY_SIZE(dts_tag), "%cpads%d", + input ? 'i' : 'o', selector); + if (err < 0) + return ERR_PTR(-EINVAL); + + if (input) { + regmap_conf.writeable_reg = not_writable; + regmap_conf.cache_type = REGCACHE_NONE; + } else { + regmap_conf.wr_table = platdata->pad_access[selector]; + } + + return common_regmap_init(pdev, ®map_conf, dts_tag); +} + +static int siul2_gpio_pads_init(struct platform_device *pdev, + struct siul2_gpio_dev *gpio_dev) +{ + struct device *dev = &pdev->dev; + size_t i; + + for (i = 0; i < ARRAY_SIZE(gpio_dev->siul2); i++) { + gpio_dev->siul2[i].opadmap = init_padregmap(pdev, gpio_dev, i, + false); + if (IS_ERR(gpio_dev->siul2[i].opadmap)) { + dev_err(dev, + "Failed to initialize opad2%lu regmap config\n", + i); + return PTR_ERR(gpio_dev->siul2[i].opadmap); + } + + gpio_dev->siul2[i].ipadmap = init_padregmap(pdev, gpio_dev, i, + true); + if (IS_ERR(gpio_dev->siul2[i].ipadmap)) { + dev_err(dev, + "Failed to initialize ipad2%lu regmap config\n", + i); + return PTR_ERR(gpio_dev->siul2[i].ipadmap); + } + } + + return 0; +} + +static int siul2_gen_names(struct device *dev, unsigned int cnt, char **names, + char *ch_index, unsigned int *num_index) +{ + unsigned int i; + + for (i = 0; i < cnt; i++) { + if (i != 0 && !(*num_index % 16)) + (*ch_index)++; + + names[i] = devm_kasprintf(dev, GFP_KERNEL, "P%c_%02d", + *ch_index, 0xFU & (*num_index)++); + if (!names[i]) + return -ENOMEM; + } + + return 0; +} + +static int siul2_gpio_remove_reserved_names(struct device *dev, + struct siul2_gpio_dev *gpio_dev, + char **names) +{ + struct device_node *np = dev->of_node; + int num_ranges, i, j, ret; + u32 base_gpio, num_gpio; + + /* Parse the gpio-reserved-ranges to know which GPIOs to exclude. */ + + num_ranges = of_property_count_u32_elems(dev->of_node, + "gpio-reserved-ranges"); + + /* The "gpio-reserved-ranges" is optional. */ + if (num_ranges < 0) + return 0; + num_ranges /= 2; + + for (i = 0; i < num_ranges; i++) { + ret = of_property_read_u32_index(np, "gpio-reserved-ranges", + i * 2, &base_gpio); + if (ret) { + dev_err(dev, "Could not parse the start GPIO: %d\n", + ret); + return ret; + } + + ret = of_property_read_u32_index(np, "gpio-reserved-ranges", + i * 2 + 1, &num_gpio); + if (ret) { + dev_err(dev, "Could not parse num. GPIOs: %d\n", ret); + return ret; + } + + if (base_gpio + num_gpio > gpio_dev->gc.ngpio) { + dev_err(dev, "Reserved GPIOs outside of GPIO range\n"); + return -EINVAL; + } + + /* Remove names set for reserved GPIOs. */ + for (j = base_gpio; j < base_gpio + num_gpio; j++) { + devm_kfree(dev, names[j]); + names[j] = NULL; + } + } + + return 0; +} + +static int siul2_gpio_populate_names(struct device *dev, + struct siul2_gpio_dev *gpio_dev) +{ + unsigned int num_index = 0; + char ch_index = 'A'; + char **names; + int i, ret; + + names = devm_kcalloc(dev, gpio_dev->gc.ngpio, sizeof(*names), + GFP_KERNEL); + if (!names) + return -ENOMEM; + + for (i = 0; i < S32G2_SIUL2_NUM; i++) { + ret = siul2_gen_names(dev, gpio_dev->siul2[i].gpio_num, + names + gpio_dev->siul2[i].gpio_base, + &ch_index, &num_index); + if (ret) { + dev_err(dev, "Could not set names for SIUL2_%d GPIOs\n", + i); + return ret; + } + + if (gpio_dev->platdata->reset_cnt) + num_index = 0; + + ch_index++; + } + + ret = siul2_gpio_remove_reserved_names(dev, gpio_dev, names); + if (ret) + return ret; + + gpio_dev->gc.names = (const char *const *)names; + + return 0; +} + +static int siul2_gpio_probe(struct platform_device *pdev) +{ + struct siul2_gpio_dev *gpio_dev; + struct device *dev = &pdev->dev; + struct of_phandle_args pinspec; + struct gpio_chip *gc; + size_t bitmap_size; + int ret = 0; + size_t i; + + gpio_dev = devm_kzalloc(dev, sizeof(*gpio_dev), GFP_KERNEL); + if (!gpio_dev) + return -ENOMEM; + + gpio_dev->platdata = of_device_get_match_data(dev); + + for (i = 0; i < S32G2_SIUL2_NUM; i++) + gpio_dev->siul2[i].pad_access = + gpio_dev->platdata->pad_access[i]; + + ret = siul2_gpio_pads_init(pdev, gpio_dev); + if (ret) + return ret; + + gc = &gpio_dev->gc; + + platform_set_drvdata(pdev, gpio_dev); + + raw_spin_lock_init(&gpio_dev->lock); + + for (i = 0; i < ARRAY_SIZE(gpio_dev->siul2); i++) { + ret = siul2_get_gpio_pinspec(pdev, &pinspec, i); + if (ret) { + dev_err(dev, + "unable to get pinspec %lu from device tree\n", + i); + return -EINVAL; + } + + if (pinspec.args_count != 3) { + dev_err(dev, "Invalid pinspec count: %d\n", + pinspec.args_count); + return -EINVAL; + } + + gpio_dev->siul2[i].gpio_base = pinspec.args[1]; + gpio_dev->siul2[i].gpio_num = pinspec.args[2]; + } + + gc->base = -1; + + /* In some cases, there is a gap between the SIUL GPIOs. */ + gc->ngpio = gpio_dev->siul2[S32G2_SIUL2_NUM - 1].gpio_base + + gpio_dev->siul2[S32G2_SIUL2_NUM - 1].gpio_num; + + ret = siul2_gpio_populate_names(&pdev->dev, gpio_dev); + if (ret) + return ret; + + bitmap_size = gc->ngpio * sizeof(*gpio_dev->pin_dir_bitmap); + gpio_dev->pin_dir_bitmap = devm_bitmap_zalloc(dev, bitmap_size, + GFP_KERNEL); + if (!gpio_dev->pin_dir_bitmap) + return -ENOMEM; + + gc->parent = dev; + gc->label = dev_name(dev); + + gc->set = siul2_gpio_set; + gc->get = siul2_gpio_get; + gc->set_config = siul2_set_config; + gc->request = siul2_gpio_request; + gc->free = siul2_gpio_free; + gc->direction_output = siul2_gpio_dir_out; + gc->direction_input = siul2_gpio_dir_in; + gc->get_direction = siul2_gpio_get_dir; + gc->owner = THIS_MODULE; + + ret = devm_gpiochip_add_data(dev, gc, gpio_dev); + if (ret) + return dev_err_probe(dev, ret, "unable to add gpiochip\n"); + + return 0; +} + +static const struct regmap_range s32g2_siul20_pad_yes_ranges[] = { + regmap_reg_range(SIUL2_PGPDO(0), SIUL2_PGPDO(0)), + regmap_reg_range(SIUL2_PGPDO(1), SIUL2_PGPDO(1)), + regmap_reg_range(SIUL2_PGPDO(2), SIUL2_PGPDO(2)), + regmap_reg_range(SIUL2_PGPDO(3), SIUL2_PGPDO(3)), + regmap_reg_range(SIUL2_PGPDO(4), SIUL2_PGPDO(4)), + regmap_reg_range(SIUL2_PGPDO(5), SIUL2_PGPDO(5)), + regmap_reg_range(SIUL2_PGPDO(6), SIUL2_PGPDO(6)), +}; + +static const struct regmap_access_table s32g2_siul20_pad_access_table = { + .yes_ranges = s32g2_siul20_pad_yes_ranges, + .n_yes_ranges = ARRAY_SIZE(s32g2_siul20_pad_yes_ranges), +}; + +static const struct regmap_range s32g2_siul21_pad_yes_ranges[] = { + regmap_reg_range(SIUL2_PGPDO(7), SIUL2_PGPDO(7)), + regmap_reg_range(SIUL2_PGPDO(9), SIUL2_PGPDO(9)), + regmap_reg_range(SIUL2_PGPDO(10), SIUL2_PGPDO(10)), + regmap_reg_range(SIUL2_PGPDO(11), SIUL2_PGPDO(11)), +}; + +static const struct regmap_access_table s32g2_siul21_pad_access_table = { + .yes_ranges = s32g2_siul21_pad_yes_ranges, + .n_yes_ranges = ARRAY_SIZE(s32g2_siul21_pad_yes_ranges), +}; + +static const struct regmap_access_table *s32g2_pad_access_table[] = { + &s32g2_siul20_pad_access_table, + &s32g2_siul21_pad_access_table +}; + +static_assert(ARRAY_SIZE(s32g2_pad_access_table) == S32G2_SIUL2_NUM); + +static const struct siul2_device_data s32g2_device_data = { + .pad_access = s32g2_pad_access_table, + .reset_cnt = true, +}; + +static const struct of_device_id siul2_gpio_dt_ids[] = { + { .compatible = "nxp,s32g2-siul2-gpio", .data = &s32g2_device_data }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, siul2_gpio_dt_ids); + +static struct platform_driver siul2_gpio_driver = { + .driver = { + .name = "s32g2-siul2-gpio", + .owner = THIS_MODULE, + .of_match_table = siul2_gpio_dt_ids, + }, + .probe = siul2_gpio_probe, +}; + +module_platform_driver(siul2_gpio_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP SIUL2 GPIO"); +MODULE_LICENSE("GPL");