From patchwork Fri Sep 18 14:53:47 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Roger Quadros X-Patchwork-Id: 53906 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f69.google.com (mail-la0-f69.google.com [209.85.215.69]) by patches.linaro.org (Postfix) with ESMTPS id 4500B218E3 for ; Fri, 18 Sep 2015 14:56:49 +0000 (UTC) Received: by lagj9 with SMTP id j9sf20728576lag.0 for ; Fri, 18 Sep 2015 07:56:48 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=nvpCE9w2vDwfzR2zMICZ48caLRwrfTfh5GHRcmhLrek=; b=YsKYuAvxb/3OJc+fP+ZVQb4Cv58c7EmCCwMedP2Z6rL4t+xfTUV1bpTxD6D/fKLX/b lwO9CQFN9OrRmstOxfsGCwWtDR2+y+0cQeklBGjweLH/T7gQyqNQTHOJdAPcdvNmP2QY toE8HtsHJMRC6pbWtoNNTdXwVg7vqMtwryph5HrMoFhmtHyQZw+VKWhovWTkNFb09CVZ sDvCUGzmcJs4MKX+s+eoFM8Sd79z+s+IOF38gtdwK9NQERa32Bir1hG2fd0A9TkQjx/h CP8Vau8WGnO6JdWjb9za+C67g9cchG1UHzYHIyBpzMHDKJNSnzvaT6xC3jS1b0MoTWua Cc9Q== X-Gm-Message-State: ALoCoQlmRgbYwW1enHMLiO5RPEP83XDboKiHnJBdUkWUMftDaaygVJHtsJxTK9gjVfNZ0F93KqdM X-Received: by 10.112.48.41 with SMTP id i9mr977185lbn.23.1442588208237; Fri, 18 Sep 2015 07:56:48 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.198.201 with SMTP id je9ls250593lac.5.gmail; Fri, 18 Sep 2015 07:56:48 -0700 (PDT) X-Received: by 10.112.168.7 with SMTP id zs7mr3404300lbb.26.1442588208078; Fri, 18 Sep 2015 07:56:48 -0700 (PDT) Received: from mail-lb0-f179.google.com (mail-lb0-f179.google.com. [209.85.217.179]) by mx.google.com with ESMTPS id d8si6370556laa.110.2015.09.18.07.56.47 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 18 Sep 2015 07:56:47 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.179 as permitted sender) client-ip=209.85.217.179; Received: by lbbmp1 with SMTP id mp1so26515133lbb.1 for ; Fri, 18 Sep 2015 07:56:47 -0700 (PDT) X-Received: by 10.152.5.170 with SMTP id t10mr3300672lat.112.1442588207635; Fri, 18 Sep 2015 07:56:47 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp344899lbq; Fri, 18 Sep 2015 07:56:46 -0700 (PDT) X-Received: by 10.50.124.39 with SMTP id mf7mr32492875igb.36.1442588206663; Fri, 18 Sep 2015 07:56:46 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c28si7127830iod.4.2015.09.18.07.56.44; Fri, 18 Sep 2015 07:56:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754741AbbIRO4a (ORCPT + 30 others); Fri, 18 Sep 2015 10:56:30 -0400 Received: from arroyo.ext.ti.com ([192.94.94.40]:46985 "EHLO arroyo.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754691AbbIRO42 (ORCPT ); Fri, 18 Sep 2015 10:56:28 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by arroyo.ext.ti.com (8.13.7/8.13.7) with ESMTP id t8IEu4iq027296; Fri, 18 Sep 2015 09:56:04 -0500 Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id t8IEu4WF010279; Fri, 18 Sep 2015 09:56:04 -0500 Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.224.2; Fri, 18 Sep 2015 09:56:04 -0500 Received: from rockdesk.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id t8IEseAf002598; Fri, 18 Sep 2015 09:56:01 -0500 From: Roger Quadros To: CC: , , , , , , , , , , Roger Quadros Subject: [PATCH v3 25/27] ARM: dts: am335x: Provide NAND ready pin Date: Fri, 18 Sep 2015 17:53:47 +0300 Message-ID: <1442588029-13769-26-git-send-email-rogerq@ti.com> X-Mailer: git-send-email 2.1.4 In-Reply-To: <1442588029-13769-1-git-send-email-rogerq@ti.com> References: <1442588029-13769-1-git-send-email-rogerq@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rogerq@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.179 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , On these boards NAND ready pin status is avilable over GPMC_WAIT0 pin. For NAND we don't use GPMC wait pin monitoring but get the NAND Ready/Busy# status using GPIOlib. GPMC driver provides the WAIT0 pin status over GPIOlib. Read speed increases from 7869 KiB/ to 8875 KiB/s and write speed was unchanged at 5100 KiB/s. Measured using mtd_speedtest.ko. Signed-off-by: Roger Quadros --- arch/arm/boot/dts/am335x-chilisom.dtsi | 4 +--- arch/arm/boot/dts/am335x-evm.dts | 4 +--- arch/arm/boot/dts/am335x-igep0033.dtsi | 4 +--- 3 files changed, 3 insertions(+), 9 deletions(-) diff --git a/arch/arm/boot/dts/am335x-chilisom.dtsi b/arch/arm/boot/dts/am335x-chilisom.dtsi index e2b5e22..3c71c5d 100644 --- a/arch/arm/boot/dts/am335x-chilisom.dtsi +++ b/arch/arm/boot/dts/am335x-chilisom.dtsi @@ -212,6 +212,7 @@ reg = <0 0 4>; /* CS0, offset 0, IO size 4 */ interrupt-parent = <&intc>; interrupts = <100>; + ready-gpio = <&gpmc 0 GPIO_ACTIVE_HIGH>; /* gpmc_wait0 */ ti,nand-ecc-opt = "bch8"; ti,elm-id = <&elm>; nand-bus-width = <8>; @@ -230,12 +231,9 @@ gpmc,access-ns = <64>; gpmc,rd-cycle-ns = <82>; gpmc,wr-cycle-ns = <82>; - gpmc,wait-on-read = "true"; - gpmc,wait-on-write = "true"; gpmc,bus-turnaround-ns = <0>; gpmc,cycle2cycle-delay-ns = <0>; gpmc,clk-activation-ns = <0>; - gpmc,wait-monitoring-ns = <0>; gpmc,wr-access-ns = <40>; gpmc,wr-data-mux-bus-ns = <0>; }; diff --git a/arch/arm/boot/dts/am335x-evm.dts b/arch/arm/boot/dts/am335x-evm.dts index bea36e1..c7dfc21 100644 --- a/arch/arm/boot/dts/am335x-evm.dts +++ b/arch/arm/boot/dts/am335x-evm.dts @@ -523,6 +523,7 @@ reg = <0 0 4>; /* CS0, offset 0, IO size 4 */ interrupt-parent = <&intc>; interrupts = <100>; + ready-gpio = <&gpmc 0 GPIO_ACTIVE_HIGH>; /* gpmc_wait0 */ ti,nand-ecc-opt = "bch8"; ti,elm-id = <&elm>; nand-bus-width = <8>; @@ -541,12 +542,9 @@ gpmc,access-ns = <64>; gpmc,rd-cycle-ns = <82>; gpmc,wr-cycle-ns = <82>; - gpmc,wait-on-read = "true"; - gpmc,wait-on-write = "true"; gpmc,bus-turnaround-ns = <0>; gpmc,cycle2cycle-delay-ns = <0>; gpmc,clk-activation-ns = <0>; - gpmc,wait-monitoring-ns = <0>; gpmc,wr-access-ns = <40>; gpmc,wr-data-mux-bus-ns = <0>; /* MTD partition table */ diff --git a/arch/arm/boot/dts/am335x-igep0033.dtsi b/arch/arm/boot/dts/am335x-igep0033.dtsi index 9252ff1..84d4d50 100644 --- a/arch/arm/boot/dts/am335x-igep0033.dtsi +++ b/arch/arm/boot/dts/am335x-igep0033.dtsi @@ -133,6 +133,7 @@ reg = <0 0 4>; /* CS0, offset 0, IO size 4 */ interrupt-parent = <&intc>; interrupts = <100>; + ready-gpio = <&gpmc 0 GPIO_ACTIVE_HIGH>; /* gpmc_wait0 */ nand-bus-width = <8>; ti,nand-ecc-opt = "bch8"; gpmc,device-width = <1>; @@ -150,12 +151,9 @@ gpmc,access-ns = <64>; gpmc,rd-cycle-ns = <82>; gpmc,wr-cycle-ns = <82>; - gpmc,wait-on-read = "true"; - gpmc,wait-on-write = "true"; gpmc,bus-turnaround-ns = <0>; gpmc,cycle2cycle-delay-ns = <0>; gpmc,clk-activation-ns = <0>; - gpmc,wait-monitoring-ns = <0>; gpmc,wr-access-ns = <40>; gpmc,wr-data-mux-bus-ns = <0>;