From patchwork Mon Apr 28 14:01:21 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Roger Quadros X-Patchwork-Id: 29245 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pd0-f197.google.com (mail-pd0-f197.google.com [209.85.192.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 3443F20553 for ; Mon, 28 Apr 2014 14:02:03 +0000 (UTC) Received: by mail-pd0-f197.google.com with SMTP id y10sf2666976pdj.4 for ; Mon, 28 Apr 2014 07:02:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=He+w3PPFLg/O/TXiZx5E1+2CjA1EITBaZ4C1hTvR6RM=; b=bEUXw5agr5yTSTLdFn8lVLtj+CnbFLrDcAm5NRxjqnZMAspxB3W4W8D9kZu1aSQh9B D4FdZTAEqxdp4RtXFZmTgUOveNzTLayPnKQeosGC3bL/dKhq2L91sTD3+gXYHX3diW48 yHX99aD+/lbfQMgD7Bmf4qTLvF0b9+INh1JbY7IBcM6Jk9F737I8UyIxhXa4NMmmE6lP qY20JtJpGagFY+NtE8a4N5Wi+hByi6iDdH92NuNdpvFLFxsawVO/p1uLmh+Pa0XS+8/u J8pTB9e8lLHDWwjpgszabC56W5zCDIP2hBbXvg1eSpFPdtBzxiWRw4y+DN/ceSGJluJ1 Rd1w== X-Gm-Message-State: ALoCoQmvhYtpL2f6Kj68YC8J2veHuTblsp54xEWBgibBCeLNyOhAri/E2tBshiDVGFR3LIaH2l6t X-Received: by 10.66.163.33 with SMTP id yf1mr12229926pab.19.1398693722405; Mon, 28 Apr 2014 07:02:02 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.37.84 with SMTP id q78ls2575248qgq.69.gmail; Mon, 28 Apr 2014 07:02:02 -0700 (PDT) X-Received: by 10.52.78.231 with SMTP id e7mr7637835vdx.28.1398693722236; Mon, 28 Apr 2014 07:02:02 -0700 (PDT) Received: from mail-vc0-f169.google.com (mail-vc0-f169.google.com [209.85.220.169]) by mx.google.com with ESMTPS id rn1si3649167vec.24.2014.04.28.07.02.02 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 28 Apr 2014 07:02:02 -0700 (PDT) Received-SPF: none (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) client-ip=209.85.220.169; Received: by mail-vc0-f169.google.com with SMTP id im17so8336751vcb.0 for ; Mon, 28 Apr 2014 07:02:02 -0700 (PDT) X-Received: by 10.52.15.1 with SMTP id t1mr398499vdc.49.1398693722150; Mon, 28 Apr 2014 07:02:02 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp119845vcb; Mon, 28 Apr 2014 07:02:01 -0700 (PDT) X-Received: by 10.68.226.105 with SMTP id rr9mr3232390pbc.161.1398693721218; Mon, 28 Apr 2014 07:02:01 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id qf5si10536190pac.170.2014.04.28.07.02.00; Mon, 28 Apr 2014 07:02:00 -0700 (PDT) Received-SPF: none (google.com: linux-usb-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752375AbaD1OB4 (ORCPT + 3 others); Mon, 28 Apr 2014 10:01:56 -0400 Received: from arroyo.ext.ti.com ([192.94.94.40]:54609 "EHLO arroyo.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755038AbaD1OBw (ORCPT ); Mon, 28 Apr 2014 10:01:52 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by arroyo.ext.ti.com (8.13.7/8.13.7) with ESMTP id s3SE1otD005649; Mon, 28 Apr 2014 09:01:51 -0500 Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s3SE1oWY031458; Mon, 28 Apr 2014 09:01:50 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.174.1; Mon, 28 Apr 2014 09:01:50 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id s3SE1iQl031842; Mon, 28 Apr 2014 09:01:48 -0500 From: Roger Quadros To: , , CC: , , , , Roger Quadros , Tero Kristo Subject: [PATCH v2 1/7] ARM: dts: dra7-clock: Add "l3init_960m_gfclk" clock gate Date: Mon, 28 Apr 2014 17:01:21 +0300 Message-ID: <1398693687-13967-2-git-send-email-rogerq@ti.com> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1398693687-13967-1-git-send-email-rogerq@ti.com> References: <1398693687-13967-1-git-send-email-rogerq@ti.com> MIME-Version: 1.0 Sender: linux-usb-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-usb@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rogerq@ti.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This clock gate description is missing in the older Reference manuals. It is present on the SoC to provide 960MHz reference clock to the internal USB PHYs. Reference: DRA75x_DRA74x_ES1.1_NDA_TRM_vO.pdf, pg. 900, Table 3-812. CM_COREAON_L3INIT_60M_GFCLK_CLKCTRL Use l3init_960m_gfclk as parent of usb_otg_ss1_refclk960m and usb_otg_ss2_refclk960m. CC: Tero Kristo Signed-off-by: Roger Quadros --- arch/arm/boot/dts/dra7xx-clocks.dtsi | 12 ++++++++++-- 1 file changed, 10 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi index cfb8fc7..c767687 100644 --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi @@ -1386,6 +1386,14 @@ ti,dividers = <1>, <8>; }; + l3init_960m_gfclk: l3init_960m_gfclk { + #clock-cells = <0>; + compatible = "ti,gate-clock"; + clocks = <&dpll_usb_clkdcoldo>; + ti,bit-shift = <8>; + reg = <0x06c0>; + }; + dss_32khz_clk: dss_32khz_clk { #clock-cells = <0>; compatible = "ti,gate-clock"; @@ -1533,7 +1541,7 @@ usb_otg_ss1_refclk960m: usb_otg_ss1_refclk960m { #clock-cells = <0>; compatible = "ti,gate-clock"; - clocks = <&dpll_usb_clkdcoldo>; + clocks = <&l3init_960m_gfclk>; ti,bit-shift = <8>; reg = <0x13f0>; }; @@ -1541,7 +1549,7 @@ usb_otg_ss2_refclk960m: usb_otg_ss2_refclk960m { #clock-cells = <0>; compatible = "ti,gate-clock"; - clocks = <&dpll_usb_clkdcoldo>; + clocks = <&l3init_960m_gfclk>; ti,bit-shift = <8>; reg = <0x1340>; };