From patchwork Thu Sep 4 13:23:28 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 36704 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qa0-f70.google.com (mail-qa0-f70.google.com [209.85.216.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D1F3520CBB for ; Thu, 4 Sep 2014 13:24:50 +0000 (UTC) Received: by mail-qa0-f70.google.com with SMTP id j7sf28442682qaq.9 for ; Thu, 04 Sep 2014 06:24:50 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=U6ELiLClZPI9ocmV3mNkj/MWV+eNo0bfSb+CrjQ7qDM=; b=JazZi9TRj4QqEhAngyQmyMF/R4NJHnsPVGq27XCMhSj0loZOgX2T4SxMlNXUYJJKLo sNgdCCU/1bBFEHce8gLJDNt4/2v9DdrVTiMzBA6vKjlVryk5+/4UfPOUF8UmqYSuSgmr PwLsLsl81KjKl9DYGIGFdCwDUJ1ZXM+F/XVr1zHEFGYi3arBdUaGumz1nY9Ycj99KQVE Owldv5gI4DIOCIciuDeiQE3wiNa6r2bCT+QBFp1/ftpi6OI+jygP1DAiNppTZ3WaxOgr SJl/Dto387eQaZeFEQtMCApuSAtIsSqC7Q4pE1fVhSr5qECQX93LV6ijkMli/Ihrs3Br gIQA== X-Gm-Message-State: ALoCoQltCMTa3ibyuQDe9jXGvcaMXn6QkYOsM01Pbyp5QZ/lLOJTR5DQRYsdpkno+rfQXgGLmCb3 X-Received: by 10.236.104.199 with SMTP id i47mr2302837yhg.33.1409837090642; Thu, 04 Sep 2014 06:24:50 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.47.45 with SMTP id l42ls295675qga.61.gmail; Thu, 04 Sep 2014 06:24:50 -0700 (PDT) X-Received: by 10.221.5.137 with SMTP id og9mr3777194vcb.18.1409837090507; Thu, 04 Sep 2014 06:24:50 -0700 (PDT) Received: from mail-vc0-f178.google.com (mail-vc0-f178.google.com [209.85.220.178]) by mx.google.com with ESMTPS id dp8si5617535vcb.12.2014.09.04.06.24.50 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 04 Sep 2014 06:24:50 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.178 as permitted sender) client-ip=209.85.220.178; Received: by mail-vc0-f178.google.com with SMTP id la4so10581347vcb.37 for ; Thu, 04 Sep 2014 06:24:50 -0700 (PDT) X-Received: by 10.220.77.65 with SMTP id f1mr1080466vck.48.1409837090410; Thu, 04 Sep 2014 06:24:50 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.45.67 with SMTP id uj3csp837461vcb; Thu, 4 Sep 2014 06:24:49 -0700 (PDT) X-Received: by 10.194.200.74 with SMTP id jq10mr6173895wjc.110.1409837089515; Thu, 04 Sep 2014 06:24:49 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ev1si3579752pbb.162.2014.09.04.06.24.44 for ; Thu, 04 Sep 2014 06:24:45 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751587AbaIDNYI (ORCPT + 26 others); Thu, 4 Sep 2014 09:24:08 -0400 Received: from bear.ext.ti.com ([192.94.94.41]:34697 "EHLO bear.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751193AbaIDNYF (ORCPT ); Thu, 4 Sep 2014 09:24:05 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by bear.ext.ti.com (8.13.7/8.13.7) with ESMTP id s84DNesx024654; Thu, 4 Sep 2014 08:23:40 -0500 Received: from DFLE72.ent.ti.com (dfle72.ent.ti.com [128.247.5.109]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s84DNdxN030293; Thu, 4 Sep 2014 08:23:39 -0500 Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE72.ent.ti.com (128.247.5.109) with Microsoft SMTP Server id 14.3.174.1; Thu, 4 Sep 2014 08:23:39 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id s84DNd3x024188; Thu, 4 Sep 2014 08:23:39 -0500 From: Nishanth Menon To: Tony Lindgren CC: , , Lokesh Vutla , , , , Nishanth Menon Subject: [PATCH 2/2] ARM: dts: dra7-evm: Add vtt regulator support Date: Thu, 4 Sep 2014 08:23:28 -0500 Message-ID: <1409837008-32144-3-git-send-email-nm@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1409837008-32144-1-git-send-email-nm@ti.com> References: <1409837008-32144-1-git-send-email-nm@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: nm@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.178 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Lokesh Vutla DRA7 evm REV G and later boards uses a vtt regulator for DDR3 termination and this is controlled by gpio7_11. This gpio is configured in boot loader. gpio7_11, which is only available only on Pad A22, in previous boards, is connected only to an unused pad on expansion connector EXP_P3 and is safe to be muxed as GPIO on all DRA7-evm versions (without a need to spin off another dts file). Since gpio7_11 is used to control VTT and should not be reset or kept in idle state during boot up else VTT will be disconnected and DDR gets corrupted. So, as part of this change, mark gpio7 as no-reset and no-idle on init. Signed-off-by: Lokesh Vutla Signed-off-by: Nishanth Menon --- arch/arm/boot/dts/dra7-evm.dts | 27 ++++++++++++++++++++++++++- 1 file changed, 26 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/dra7-evm.dts b/arch/arm/boot/dts/dra7-evm.dts index e120fca..71f0f10 100644 --- a/arch/arm/boot/dts/dra7-evm.dts +++ b/arch/arm/boot/dts/dra7-evm.dts @@ -8,6 +8,7 @@ /dts-v1/; #include "dra74x.dtsi" +#include / { model = "TI DRA742"; @@ -24,9 +25,29 @@ regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; }; + + vtt_fixed: fixedregulator-vtt { + compatible = "regulator-fixed"; + regulator-name = "vtt_fixed"; + regulator-min-microvolt = <1350000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + regulator-boot-on; + enable-active-high; + gpio = <&gpio7 11 GPIO_ACTIVE_HIGH>; + }; }; &dra7_pmx_core { + pinctrl-names = "default"; + pinctrl-0 = <&vtt_pin>; + + vtt_pin: pinmux_vtt_pin { + pinctrl-single,pins = < + 0x3b4 (PIN_OUTPUT | MUX_MODE14) /* spi1_cs1.gpio7_11 */ + >; + }; + i2c1_pins: pinmux_i2c1_pins { pinctrl-single,pins = < 0x400 (PIN_INPUT | MUX_MODE0) /* i2c1_sda */ @@ -54,7 +75,6 @@ 0x3a8 (PIN_INPUT | MUX_MODE0) /* spi1_d1 */ 0x3ac (PIN_INPUT | MUX_MODE0) /* spi1_d0 */ 0x3b0 (PIN_INPUT_SLEW | MUX_MODE0) /* spi1_cs0 */ - 0x3b4 (PIN_INPUT_SLEW | MUX_MODE0) /* spi1_cs1 */ 0x3b8 (PIN_INPUT_SLEW | MUX_MODE6) /* spi1_cs2.hdmi1_hpd */ 0x3bc (PIN_INPUT_SLEW | MUX_MODE6) /* spi1_cs3.hdmi1_cec */ >; @@ -504,3 +524,8 @@ &usb2_phy2 { phy-supply = <&ldousb_reg>; }; + +&gpio7 { + ti,no-reset-on-init; + ti,no-idle-on-init; +};