From patchwork Thu Nov 13 12:22:51 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Roger Quadros X-Patchwork-Id: 40755 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f69.google.com (mail-la0-f69.google.com [209.85.215.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 814B524493 for ; Thu, 13 Nov 2014 12:23:55 +0000 (UTC) Received: by mail-la0-f69.google.com with SMTP id q1sf8960976lam.0 for ; Thu, 13 Nov 2014 04:23:54 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=pudV8QkuRtYQIi3ggHwDFNgsnZtEObifMIsz/Too/z8=; b=bMvsBS+WElTBEQVZNCtoiv3IGj0qU2giv9Yjd1JTj1CTo9ge19H2U4jkR0XIxSSmEl Ra8t2cpWFXVl7RHNbqXpwDtucyw7QGvD5sq1ZYGUZBt09I/LSakAX8OydPXe/maoTVX3 h1CRiRH77PCAr4jVrBdACqG4lfqw3Kx8iYhL+TzUOFh00sJNqSKeCfUDoOwoO1es1g9M S8TR13FlFnpDDMN2ryUoqAA36jnMk7bWbmBfTpmE+z5pxpakxlIk4aNzARopexzMGfty 2e8QWui5+z6nSJoxM7/7d0jKuCG/paCwRcHDMVO5yUO1MklYR0y4Bv9cT33wm2Ep+MhT VRNQ== X-Gm-Message-State: ALoCoQm0UyFhbDT5q1xIsy1qQlaOSGXdrMnhKpdnTXTkElY/OMKoMd4Z8S2Mgn2d6ft/NWETWf5f X-Received: by 10.112.50.243 with SMTP id f19mr5663558lbo.1.1415881434431; Thu, 13 Nov 2014 04:23:54 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.203.202 with SMTP id ks10ls817764lac.72.gmail; Thu, 13 Nov 2014 04:23:54 -0800 (PST) X-Received: by 10.112.148.199 with SMTP id tu7mr2153122lbb.7.1415881434163; Thu, 13 Nov 2014 04:23:54 -0800 (PST) Received: from mail-la0-f51.google.com (mail-la0-f51.google.com. [209.85.215.51]) by mx.google.com with ESMTPS id ej7si38330217lad.34.2014.11.13.04.23.54 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 13 Nov 2014 04:23:54 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.51 as permitted sender) client-ip=209.85.215.51; Received: by mail-la0-f51.google.com with SMTP id q1so13039427lam.24 for ; Thu, 13 Nov 2014 04:23:54 -0800 (PST) X-Received: by 10.152.42.226 with SMTP id r2mr2114742lal.29.1415881434083; Thu, 13 Nov 2014 04:23:54 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp580154lbc; Thu, 13 Nov 2014 04:23:53 -0800 (PST) X-Received: by 10.68.90.34 with SMTP id bt2mr2220725pbb.29.1415881432478; Thu, 13 Nov 2014 04:23:52 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id zq5si25376305pbb.202.2014.11.13.04.23.50 for ; Thu, 13 Nov 2014 04:23:52 -0800 (PST) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932821AbaKMMXt (ORCPT + 4 others); Thu, 13 Nov 2014 07:23:49 -0500 Received: from devils.ext.ti.com ([198.47.26.153]:46227 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932793AbaKMMXs (ORCPT ); Thu, 13 Nov 2014 07:23:48 -0500 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by devils.ext.ti.com (8.13.7/8.13.7) with ESMTP id sADCNZTh003811; Thu, 13 Nov 2014 06:23:35 -0600 Received: from DLEE70.ent.ti.com (dlee70.ent.ti.com [157.170.170.113]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id sADCNZn8022987; Thu, 13 Nov 2014 06:23:35 -0600 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE70.ent.ti.com (157.170.170.113) with Microsoft SMTP Server id 14.3.174.1; Thu, 13 Nov 2014 06:23:34 -0600 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id sADCMr1J009642; Thu, 13 Nov 2014 06:23:31 -0600 From: Roger Quadros To: CC: , , , , , , , , , , , , Roger Quadros Subject: [PATCH v4 10/10] ARM: dts: am335x-evm: Add DCAN1 details Date: Thu, 13 Nov 2014 14:22:51 +0200 Message-ID: <1415881371-4982-11-git-send-email-rogerq@ti.com> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1415881371-4982-1-git-send-email-rogerq@ti.com> References: <1415881371-4982-1-git-send-email-rogerq@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rogerq@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.51 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , DCAN1 is routed to CAN port (J11) when Profile 1 is selected on the profile selection switch. Provide information for DCAN1 pins and node but keep it disabled by default. User has to manually enable it if Profile 1 is chosen. Signed-off-by: Roger Quadros --- arch/arm/boot/dts/am335x-evm.dts | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/arm/boot/dts/am335x-evm.dts b/arch/arm/boot/dts/am335x-evm.dts index e2156a5..e3d0b39 100644 --- a/arch/arm/boot/dts/am335x-evm.dts +++ b/arch/arm/boot/dts/am335x-evm.dts @@ -307,6 +307,13 @@ 0x144 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */ >; }; + + dcan1_pins_default: dcan1_pins_default { + pinctrl-single,pins = < + 0x168 (PIN_OUTPUT | MUX_MODE2) /* uart0_ctsn.d_can1_tx */ + 0x16c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* uart0_rtsn.d_can1_rx */ + >; + }; }; &uart0 { @@ -664,3 +671,9 @@ &aes { status = "okay"; }; + +&dcan1 { + status = "disabled"; /* Enable only if Profile 1 is selected */ + pinctrl-names = "default"; + pinctrl-0 = <&dcan1_pins_default>; +};