From patchwork Tue Jul 4 10:53:23 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sekhar Nori X-Patchwork-Id: 106939 Delivered-To: patch@linaro.org Received: by 10.140.101.44 with SMTP id t41csp848696qge; Tue, 4 Jul 2017 03:54:05 -0700 (PDT) X-Received: by 10.84.217.148 with SMTP id p20mr15712351pli.148.1499165645622; Tue, 04 Jul 2017 03:54:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1499165645; cv=none; d=google.com; s=arc-20160816; b=Belflht0ELt/Shw5cz1SEZ+TH/w65qCwkR5mGeDWcBjkUkkq8zvJGlZ3EMYtEku43C nQyBMCoOQC6U4ZsrSjkMU0WSPnT0GXUzWxVJmmfEfcvhsy3Iz10p2Ju8YoIebkP37FU/ 0ak4WJkHnXurFW/BPL+fMhIv3/hmNPwhJV/YtWED5B+tv+z1WmpyCUSx85GsqDkCiA/L kIMmomPuZ54ogYY+fBjSh0+Yq6NYXKNq7mA+mQAvzJAeGiUTZ+LfqsO7BPWFdqrpBXg+ JTAa7X0NsYgT2PtDaVsQyh1noh4WQVwBat6ClgC4eCJ0XbvHTZPdtDF+V0SowPx3ubwa bAFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=oDUDP5vFJo9WkORFgB+4ANNEwmt67AOSKKD4uHXIKw4=; b=Kldh6putCPtDE7Y0e2qiYhUBTrGstJF8vGmnppiDhrLthXJsdz3COHFQ8gqiK4A0Lx RMrtvV55VpjlNo38/0rPIso9GMglTr9b4sgHRlESvz94ed2ZVCLZ1JoUEm+LlIu+3r9y wcLucZ5l2ZyH12SZXk/INuBw/NPTbb1NoT2zL8yDeKCEu2FHdSOxKP+u01tgPFsrncU5 QuE6D6fj1Z/dc46pZLyeNzs1cCx3sZsH/px8S+VfcZ/vxyKzr3NUQyI/hr2+a54YKF4B s/rGAi2F0nPEUqBTFTCaFRAzEOFMiCynLEwf5aF9cfWI3nTKHxrARKKRcpSqrUH4h/06 KlOg== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@ti.com header.b=qS2/UmW6; spf=pass (google.com: best guess record for domain of linux-omap-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t8si14004584pgc.259.2017.07.04.03.54.05; Tue, 04 Jul 2017 03:54:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-omap-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@ti.com header.b=qS2/UmW6; spf=pass (google.com: best guess record for domain of linux-omap-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752525AbdGDKyD (ORCPT + 3 others); Tue, 4 Jul 2017 06:54:03 -0400 Received: from lelnx194.ext.ti.com ([198.47.27.80]:10918 "EHLO lelnx194.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752282AbdGDKyC (ORCPT ); Tue, 4 Jul 2017 06:54:02 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelnx194.ext.ti.com (8.15.1/8.15.1) with ESMTP id v64Aracl000529; Tue, 4 Jul 2017 05:53:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1499165616; bh=y6c72ojFUcxx3UTZiSLjU16hLtWJ0NYOhh+4kQrjXB0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=qS2/UmW6y6pueSWc4SshUYr6vneULKGtQgpUO+Hb+zkZMVETBgZazaQknYVvsGYK8 Oe0o+UCSrJ8iXW1Un9aobGva9QiNMfEPsQzcniM7Q+ijw/f5UP9el1hx8EqHmwJn0v AZ5E5ncvGNRuwtFheJoraPTjRi++8vc0g7Op4W14= Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v64Arags030205; Tue, 4 Jul 2017 05:53:36 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.294.0; Tue, 4 Jul 2017 05:53:36 -0500 Received: from psplinux063.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v64ArOS8003583; Tue, 4 Jul 2017 05:53:31 -0500 From: Sekhar Nori To: Rob Herring , Mark Rutland , Andrew Lunn , Florian Fainelli CC: Device Tree Mailing List , "David S . Miller" , , Tony Lindgren , Linux OMAP Mailing List , Grygorii Strashko , Murali Karicheri , Sekhar Nori Subject: [PATCH 1/2] dt-bindings: phy: dp83867: provide a workaround for incorrect RX_CTRL pin strap Date: Tue, 4 Jul 2017 16:23:23 +0530 Message-ID: X-Mailer: git-send-email 2.9.0 In-Reply-To: References: MIME-Version: 1.0 Sender: linux-omap-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-omap@vger.kernel.org From: Murali Karicheri The data manual for DP83867IR/CR, SNLS484E[1], revised march 2017, advises that strapping RX_DV/RX_CTRL pin in mode 1 and 2 is not supported (see note below Table 5 (4-Level Strap Pins)). It further advises that if a board has this pin strapped in mode 1 and mode 2, then to ensure proper operation of the PHY, a software workaround must be implemented. Since it is not possible to detect in software if RX_DV/RX_CTRL pin is incorrectly strapped, add a device-tree property for the board to advertise this and allow corrective action in software. [1] http://www.ti.com/lit/ds/snls484e/snls484e.pdf Signed-off-by: Murali Karicheri [nsekhar@ti.com: rebase to mainline, split documentation into separate patch] Signed-off-by: Sekhar Nori --- Documentation/devicetree/bindings/net/ti,dp83867.txt | 7 +++++++ 1 file changed, 7 insertions(+) -- 2.9.0 -- To unsubscribe from this list: send the line "unsubscribe linux-omap" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/net/ti,dp83867.txt b/Documentation/devicetree/bindings/net/ti,dp83867.txt index afe9630a5e7d..02c4353b5cf2 100644 --- a/Documentation/devicetree/bindings/net/ti,dp83867.txt +++ b/Documentation/devicetree/bindings/net/ti,dp83867.txt @@ -18,6 +18,13 @@ Optional property: - ti,max-output-impedance - MAC Interface Impedance control to set the programmable output impedance to maximum value (70 ohms). + - ti,dp83867-rxctrl-strap-quirk - This denotes the fact that the + board has RX_DV/RX_CTRL pin strapped in + mode 1 or 2. To ensure PHY operation, + there are specific actions that + software needs to take when this pin is + strapped in these modes. See data manual + for details. Note: ti,min-output-impedance and ti,max-output-impedance are mutually exclusive. When both properties are present ti,max-output-impedance