From patchwork Mon Aug 9 19:16:04 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thara Gopinath X-Patchwork-Id: 493899 Delivered-To: patch@linaro.org Received: by 2002:a05:6638:396:0:0:0:0 with SMTP id y22csp3208041jap; Mon, 9 Aug 2021 12:16:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzYQzFEMGIRLtVyM9oyuckz50IYGseEZUq1pjJUE7AEIDw5ogr6vdGrxbHvBsPQQrfUKXjG X-Received: by 2002:a50:eb95:: with SMTP id y21mr4813874edr.5.1628536582709; Mon, 09 Aug 2021 12:16:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628536582; cv=none; d=google.com; s=arc-20160816; b=qQt74jKftj93Iajiv87Qz/6Z1r3z64A0N6mHl6OoTrZnqb7JHDXf2iil5qyZa7LVvF rdcIRw9bOQFfVUEn9AMF5MtJJJmG1RQdd7ijMqiiPvAN5mQX51zTrO275vwBO9c/nmbA ujkyOSDmqKCI9HpPWQTTS4yiNm49rtKAA+ovMB/XA9Z0Jr7GkOuy1Vmc0U4aANHgglnX 5ZcZ/Ytl8ydqAgPSPoNTfPkilBFmU4o5eITw3w64MrwT/FEeKJ5lJ5eysvjtU7L2EmBs jEKM6HgGSAUmTWFxzxtA9b7VPLojB8J200XRl4vSan8dDZ0/stSC6pxYz9I7GWJRZ7rc encA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Gv+OB+zM5345b30boI1Lb87AMcz6Zm625J86U+m0DDQ=; b=ZkQNFnjqtHzr+3Vau9DRAdRBLUXnBP1YPOOPUpLsyXFbPv7ALPLoT67Yb9VREsb4p1 zGcOmU2gB/XaNe1iRJE0qaYCa6Z0Y+IsDJ36yEVgxEpHLc2VABrExh0kWV/Fax08gowi fhh08wO2tyFLYoqpmmTPm/NbnnkF9Ba2/6T7y6WBH/Y421Gofc3dHMs+pxNrCbJgPO1k rKyPrrB+XsQTodwfET0TB02C5kwY8x8YDXK4C25Qr6a1PNc08Y4i+uvAnVy589Unj6wu GW9UYtAGmQeJI3i1t6aQdjxbUlhGYCayaI2i+z/pq5FP+kjq2T8pDKD8pF4aEZL2pXW+ whCg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=u66mof9U; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id yd27si23676759ejb.445.2021.08.09.12.16.22; Mon, 09 Aug 2021 12:16:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=u66mof9U; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236096AbhHITQl (ORCPT + 7 others); Mon, 9 Aug 2021 15:16:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54894 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236053AbhHITQh (ORCPT ); Mon, 9 Aug 2021 15:16:37 -0400 Received: from mail-qt1-x82f.google.com (mail-qt1-x82f.google.com [IPv6:2607:f8b0:4864:20::82f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 86AE3C0617A5 for ; Mon, 9 Aug 2021 12:16:13 -0700 (PDT) Received: by mail-qt1-x82f.google.com with SMTP id y9so3122146qtv.7 for ; Mon, 09 Aug 2021 12:16:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Gv+OB+zM5345b30boI1Lb87AMcz6Zm625J86U+m0DDQ=; b=u66mof9UZWfzozysTRhTFMa9uWwaPMPgEfMLgNOAo7IkTgPRCA5TW77iQaHcCBhAat AEbjRBTLS46wv7WROSGETRDxspeu4zVZY5Ehjd7Ne+/K01BlLWqrvVoBbAociBeOcIuK GRsA0F0AcacQm38xfXATCKlu/IQaxs735+fdkRzVQuJOpUC1Xs5x9MYqPKRCHcGesFGm 6MXrGM7JfT2fTXZtjI4YbPuDwU/tgaxO9tLa3ReOsQuQUjqKxOTgFrBLi3pweFUPpAkX 7f6TALay4zXZF85OAQbS47wbTNRGlGMVO93HP+RYybUpWTrkMwNnmaogXYYU083Y0uDc 1Hvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Gv+OB+zM5345b30boI1Lb87AMcz6Zm625J86U+m0DDQ=; b=E/oIjlwhT+q4JUyW3lZEVg+b+j0hnPWCRDEmBAEGxqsUWOmIB8ALdjr6bc8sSe2kQ+ UxrUPNteCiaV090HXSEamq7TV9tlMTgqlep2LTRj1RQPooxdY/fGGfT+kh5XChLyDqyh c8cackq30Rxpu/y7XxZHG4RarPQmkzEAS7bndxGaVBlNyC1goSGO5BUof98uWzPn8orH YLkb/DOy47uTZ724xqREPTIf+JfxfDMRJQyrmD3khTBg7BC8GeqPcxKggaFoLT5acT7s d6ppfGfZOmGt1q43PX1BIk++SedcetkTqK54I0ZxGYdvLqZVZjS4W4YMvdalpLzx5gpJ 1MwQ== X-Gm-Message-State: AOAM532MAPH3+ETFccg80lK9tF6dTKM5lriDFy1Fj35iETNhXz98qkIu lj9r1R2W+KU7+M8kRwIls/+BRQ== X-Received: by 2002:ac8:5a91:: with SMTP id c17mr9079858qtc.42.1628536572691; Mon, 09 Aug 2021 12:16:12 -0700 (PDT) Received: from pop-os.fios-router.home (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.googlemail.com with ESMTPSA id n14sm7303398qti.47.2021.08.09.12.16.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Aug 2021 12:16:12 -0700 (PDT) From: Thara Gopinath To: agross@kernel.org, bjorn.andersson@linaro.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, viresh.kumar@linaro.org, rjw@rjwysocki.net, robh+dt@kernel.org Cc: steev@kali.org, tdas@codeaurora.org, mka@chromium.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [Patch v5 6/6] dt-bindings: thermal: Add dt binding for QCOM LMh Date: Mon, 9 Aug 2021 15:16:04 -0400 Message-Id: <20210809191605.3742979-7-thara.gopinath@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210809191605.3742979-1-thara.gopinath@linaro.org> References: <20210809191605.3742979-1-thara.gopinath@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org Add dt binding documentation to describe Qualcomm Limits Management Hardware node. Signed-off-by: Thara Gopinath --- v4->v5: - Renamed dt binding property qcom,lmh-cpu to cpus as per Rob Herring's review comments. - Fixed examples and consolidated to just one example. - Other minor fixes as pointed out by Rob Herring. v3->v4: - Changed dt property qcom,lmh-cpu-id to qcom,lmh-cpu and made it a phandle pointing to the cpu node instead of a number as per Rob Herring's review comments. - Added suffix -millicelsius to all temperature properties as per Rob Herring's review comments. - Dropped unnecessary #includes in the example as pointed out by Bjorn. - Other minor fixes. .../devicetree/bindings/thermal/qcom-lmh.yaml | 82 +++++++++++++++++++ 1 file changed, 82 insertions(+) create mode 100644 Documentation/devicetree/bindings/thermal/qcom-lmh.yaml -- 2.25.1 diff --git a/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml b/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml new file mode 100644 index 000000000000..289e9a845600 --- /dev/null +++ b/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml @@ -0,0 +1,82 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright 2021 Linaro Ltd. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/thermal/qcom-lmh.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Limits Management Hardware(LMh) + +maintainers: + - Thara Gopinath + +description: + Limits Management Hardware(LMh) is a hardware infrastructure on some + Qualcomm SoCs that can enforce temperature and current limits as + programmed by software for certain IPs like CPU. + +properties: + compatible: + enum: + - qcom,sdm845-lmh + + reg: + items: + - description: core registers + + interrupts: + maxItems: 1 + + '#interrupt-cells': + const: 1 + + interrupt-controller: true + + cpus: + description: + phandle of the first cpu in the LMh cluster + $ref: /schemas/types.yaml#/definitions/phandle + + qcom,lmh-temp-arm-millicelsius: + description: + An integer expressing temperature threshold at which the LMh thermal + FSM is engaged. + + qcom,lmh-temp-low-millicelsius: + description: + An integer expressing temperature threshold at which the state machine + will attempt to remove frequency throttling. + + qcom,lmh-temp-high-millicelsius: + description: + An integer expressing temperature threshold at which the state machine + will attempt to throttle the frequency. + +required: + - compatible + - reg + - interrupts + - '#interrupt-cells' + - interrupt-controller + - cpus + - qcom,lmh-temp-arm-millicelsius + - qcom,lmh-temp-low-millicelsius + - qcom,lmh-temp-high-millicelsius + +additionalProperties: false + +examples: + - | + #include + + lmh@17d70800 { + compatible = "qcom,sdm845-lmh"; + reg = <0x17d70800 0x400>; + interrupts = ; + cpus = <&CPU4>; + qcom,lmh-temp-arm-millicelsius = <65000>; + qcom,lmh-temp-low-millicelsius = <94500>; + qcom,lmh-temp-high-millicelsius = <95000>; + interrupt-controller; + #interrupt-cells = <1>; + };