| Message ID | 20240922113351.2390195-9-quic_mdalam@quicinc.com |
|---|---|
| State | Superseded |
| Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 560AD194ACF;
Sun, 22 Sep 2024 11:35:22 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.180.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1727004923; cv=none;
b=BywsQzTGw38kQRAqfdxxcZ3w8xWs/LOLxDtbvs5Yfe959JR1BuReXWNkr35JZqLoKC9a2w1I0x26439u0xFuvA7CvLJ1IiyBs2dFECJL96DBOPg91h220ZZGqKrtYV9Rl9TWsIrcEI1JaKxXSY0QAxD//5ITRrhO/6bGNbOPPtM=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1727004923; c=relaxed/simple;
bh=qjZusq4MHYVgDLTKDaDzbLHF6VSGjrNDgK7kkcNxQPI=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=SFTeXC421z/BzerJDB3CXC1ta8MOagC1E21Xx24pjn/Pg057CpDqqkaJ7aXsnDVmaavaj9/1wLPmeCfSKg+WkOtQWY+Kz6oanJ+SMEKs05FgCTbQPCPI7y1GVcmSDiNnP2TrlE3QKduXwrhBfDx9S0wyqgcLwc3pS4DskX1fMwo=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=L2j8Fapo; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="L2j8Fapo"
Received: from pps.filterd (m0279871.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id
48MBLw5E016468;
Sun, 22 Sep 2024 11:34:58 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
cc:content-transfer-encoding:content-type:date:from:in-reply-to
:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
gbHf+P3nPq4KDqc/PmMZ2Shhas1j8bGTl4fboXZQ3DM=; b=L2j8FapoUiIFqz7O
UvfXue43ig0ZZRRmvfZxrGAmE2vDr1LIf0zHTnveKCfI9eBYgssdM1JnEgtFXyRG
/leGSoroYuHgDFTuu2Me9yr1OKH1FM7qOlqEF9UhihjajCntswp1UQNtJyoO6sQQ
Gq2TZErqxafGQmkUbyPTFr0roddgC+surPXd/sSAQKnYyd8EvT0TsUrFx7f8zTr+
gp6dPcmTsqgkZbYpYxszKqcl13EfU/yGNRonm2IuzT7bVw1eehmTOiF2C8etJIat
JY2DPvLI3hBbBtUX3EXYRhJ90KCeg8p1snHMCzlhVw4cYFDVbCPkkMN1BrNG9k59
rzxwGA==
Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com
[199.106.103.254])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 41snqyae5s-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Sun, 22 Sep 2024 11:34:58 +0000 (GMT)
Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com
[10.52.223.231])
by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id
48MBYu8o015393
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Sun, 22 Sep 2024 11:34:56 GMT
Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by
nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1544.9; Sun, 22 Sep 2024 04:34:51 -0700
From: Md Sadre Alam <quic_mdalam@quicinc.com>
To: <broonie@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,
<conor+dt@kernel.org>, <andersson@kernel.org>,
<konradybcio@kernel.org>, <miquel.raynal@bootlin.com>,
<richard@nod.at>, <vigneshr@ti.com>,
<manivannan.sadhasivam@linaro.org>, <vkoul@kernel.org>,
<nikita.shubin@maquefel.me>, <esben@geanix.com>,
<linux-arm-msm@vger.kernel.org>, <linux-spi@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-mtd@lists.infradead.org>
CC: <quic_srichara@quicinc.com>, <quic_varada@quicinc.com>,
<quic_mdalam@quicinc.com>
Subject: [PATCH v10 8/8] arm64: dts: qcom: ipq9574: Disable eMMC node
Date: Sun, 22 Sep 2024 17:03:51 +0530
Message-ID: <20240922113351.2390195-9-quic_mdalam@quicinc.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240922113351.2390195-1-quic_mdalam@quicinc.com>
References: <20240922113351.2390195-1-quic_mdalam@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-spi@vger.kernel.org
List-Id: <linux-spi.vger.kernel.org>
List-Subscribe: <mailto:linux-spi+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-spi+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To
nasanex01a.na.qualcomm.com (10.52.223.231)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: u0xp5SDH9v7_bmmEIHlebn2eJc4z7FvU
X-Proofpoint-ORIG-GUID: u0xp5SDH9v7_bmmEIHlebn2eJc4z7FvU
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29
definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
priorityscore=1501
impostorscore=0 adultscore=0 bulkscore=0 phishscore=0 mlxlogscore=878
spamscore=0 lowpriorityscore=0 clxscore=1015 mlxscore=0 malwarescore=0
suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.19.0-2408220000 definitions=main-2409220087
|
| Series |
Add QPIC SPI NAND driver
|
expand
|
diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts index 1bb8d96c9a82..e33e7fafd695 100644 --- a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts @@ -24,7 +24,7 @@ &sdhc_1 { mmc-hs400-enhanced-strobe; max-frequency = <384000000>; bus-width = <8>; - status = "okay"; + status = "disabled"; }; &tlmm {
Disable eMMC node for rdp433, since rdp433 default boot mode is norplusnand Signed-off-by: Md Sadre Alam <quic_mdalam@quicinc.com> --- Change in [v10] * No change Change in [v9] * No change Change in [v8] * No change Change in [v7] * No Change Change in [v6] * Updated commit message Change in [v5] * No Change Change in [v4] * No change Change in [v3] * Removed co-developed by Change in [v2] * Posted as initial eMMC disable patch Change in [v1] * This patch was not included in v1 arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)