From patchwork Wed Jun 25 09:14:07 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhangfei Gao X-Patchwork-Id: 32459 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qg0-f71.google.com (mail-qg0-f71.google.com [209.85.192.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 8E6CD20C88 for ; Wed, 25 Jun 2014 09:15:02 +0000 (UTC) Received: by mail-qg0-f71.google.com with SMTP id f51sf2300276qge.10 for ; Wed, 25 Jun 2014 02:15:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=rDE9JiNjHNQzE1La6UMC89C+VTsWVIQ3dHpAf90ZgNw=; b=cLy6pUe8ZwNSXHVZLGbrpbsMg5ddMJB6YPbhXc9ixCdkBob3LdroSuhmitbw9bfMC/ l/+GmNyGo2DFREIKt7hOX+LINIXiOY4w3wOUPUTXrCuHNu7wyv66YflUFdbK2+iG6+6d Dz9bECCfTlu76XOW7wMLy+NH+TGcnXFrkC3e+K0J3ZzRgc+GGgV9wvtKiQlJElmkecyV /fesnng5t1Jp86fWZML6rHVS7M1Uue4IBtn66DD5puuYYIlvpzlnUr7nP1CJosvHhjya wFGD/QeTXY25bKOhA0fHQuVjF826NglUQuKTnwx6LXveVvLGuHOgY4tcyPm8KCS5d+ba 0LNQ== X-Gm-Message-State: ALoCoQmDnH3un91Sau1qtSLBcWr3yzWZu4L8nixwVLFCVOZ44g5x41LwFWPBnHgtGOxGG2BZc17k X-Received: by 10.58.29.67 with SMTP id i3mr3733070veh.3.1403687702393; Wed, 25 Jun 2014 02:15:02 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.107.247 with SMTP id h110ls2690270qgf.44.gmail; Wed, 25 Jun 2014 02:15:02 -0700 (PDT) X-Received: by 10.53.8.162 with SMTP id dl2mr4906258vdd.24.1403687702321; Wed, 25 Jun 2014 02:15:02 -0700 (PDT) Received: from mail-vc0-f171.google.com (mail-vc0-f171.google.com [209.85.220.171]) by mx.google.com with ESMTPS id wz8si1882202vdb.13.2014.06.25.02.15.02 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 25 Jun 2014 02:15:02 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.171 as permitted sender) client-ip=209.85.220.171; Received: by mail-vc0-f171.google.com with SMTP id id10so1580758vcb.2 for ; Wed, 25 Jun 2014 02:15:02 -0700 (PDT) X-Received: by 10.58.30.35 with SMTP id p3mr5610322veh.25.1403687702236; Wed, 25 Jun 2014 02:15:02 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp273539vcb; Wed, 25 Jun 2014 02:15:01 -0700 (PDT) X-Received: by 10.66.121.168 with SMTP id ll8mr9925035pab.86.1403687701433; Wed, 25 Jun 2014 02:15:01 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id oy9si4244669pbc.166.2014.06.25.02.15.00; Wed, 25 Jun 2014 02:15:00 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932146AbaFYJOv (ORCPT + 27 others); Wed, 25 Jun 2014 05:14:51 -0400 Received: from mail-pb0-f42.google.com ([209.85.160.42]:35090 "EHLO mail-pb0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755735AbaFYJOk (ORCPT ); Wed, 25 Jun 2014 05:14:40 -0400 Received: by mail-pb0-f42.google.com with SMTP id ma3so1451269pbc.15 for ; Wed, 25 Jun 2014 02:14:40 -0700 (PDT) X-Received: by 10.68.129.42 with SMTP id nt10mr9799744pbb.134.1403687679930; Wed, 25 Jun 2014 02:14:39 -0700 (PDT) Received: from localhost.localdomain ([180.150.157.4]) by mx.google.com with ESMTPSA id se3sm4197092pbb.80.2014.06.25.02.14.30 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 25 Jun 2014 02:14:39 -0700 (PDT) From: Zhangfei Gao To: Kishon Vijay Abraham I , arnd@arndb.de, mark.rutland@arm.com, haifeng.yan@linaro.org, jchxue@gmail.com, zhangfei.gao@linaro.org Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Jiancheng Xue Subject: [PATCH v2 1/2] Documentation: Document Hisilicon hix5hd2 sata PHY Date: Wed, 25 Jun 2014 17:14:07 +0800 Message-Id: <1403687648-29082-2-git-send-email-zhangfei.gao@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1403687648-29082-1-git-send-email-zhangfei.gao@linaro.org> References: <1403687648-29082-1-git-send-email-zhangfei.gao@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: zhangfei.gao@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.171 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Jiancheng Xue Add necessary binding documentation SATA PHY on Hisilicon hix5hd2 soc. Signed-off-by: Jiancheng Xue Signed-off-by: Zhangfei Gao --- .../devicetree/bindings/phy/hix5hd2-sata-phy.txt | 22 ++++++++++++++++++++ 1 file changed, 22 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt diff --git a/Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt b/Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt new file mode 100644 index 0000000..296168b --- /dev/null +++ b/Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt @@ -0,0 +1,22 @@ +Hisilicon hix5hd2 SATA PHY +----------------------- + +Required properties: +- compatible: should be "hisilicon,hix5hd2-sata-phy" +- reg: offset and length of the PHY registers +- #phy-cells: must be 0 +Refer to phy/phy-bindings.txt for the generic PHY binding properties + +Optional Properties: +- hisilicon,peripheral-syscon: phandle of syscon used to control peripheral. +- hisilicon,power-reg: offset and bit number within peripheral-syscon, + register of controlling sata power supply. + +Example: + sata_phy: phy@f9900000 { + compatible = "hisilicon,hix5hd2-sata-phy"; + reg = <0xf9900000 0x10000>; + #phy-cells = <0>; + hisilicon,peripheral-syscon = <&peripheral_ctrl>; + hisilicon,power-reg = <0x8 10>; + };