From patchwork Tue Jul 22 10:56:40 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 34055 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qa0-f70.google.com (mail-qa0-f70.google.com [209.85.216.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id EA7DC20540 for ; Tue, 22 Jul 2014 11:00:51 +0000 (UTC) Received: by mail-qa0-f70.google.com with SMTP id j7sf22883415qaq.9 for ; Tue, 22 Jul 2014 04:00:51 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=Q7OvPNjrDFsy4JIfiK3jKyprh/X5ILGukkpVouyJPis=; b=Pll/RAWF8+DdAbeMKYU4uey+S+EzpEXyFcYS3HQK0kU8z34AONV5OuDK5YMgWwfp8D eN2gMyNMx9xfJ49e3dwDVop+ciL1U2q/xlGCxvV6bssJqpLotGPh1UtU5ti/bQ55VbE2 TWyJfx7Qw70KuQjgSV9PJBbmZsZ9L+Q0KHWxIP59d7jbR+0CQjQjmegOjYsMle331Mhs exmpJmcCc2Pmd3+5zWdBrohSeHnzvDyQBb1dlEeMwk0/RDVSeGxa7GQScCHHcCD+YJ5E M/BbGC+FjbIpN6dE0l4T5JxYFIsVOXXvQVzQ/N2r3q7OUFFngqUvrf3ni0HMcdXiAEOS YeoQ== X-Gm-Message-State: ALoCoQmkIvnVFUGsCqsXgAvjpAw4mHkFXRBXIRmUvRxIfiwmqw4VcCzeQWam+Mf74KE3t1bUyOc6 X-Received: by 10.52.114.42 with SMTP id jd10mr13637794vdb.0.1406026851667; Tue, 22 Jul 2014 04:00:51 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.48.3 with SMTP id n3ls473597qga.23.gmail; Tue, 22 Jul 2014 04:00:51 -0700 (PDT) X-Received: by 10.220.200.71 with SMTP id ev7mr38886165vcb.24.1406026851532; Tue, 22 Jul 2014 04:00:51 -0700 (PDT) Received: from mail-vc0-f179.google.com (mail-vc0-f179.google.com [209.85.220.179]) by mx.google.com with ESMTPS id rm4si31738vcb.95.2014.07.22.04.00.51 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 22 Jul 2014 04:00:51 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.179 as permitted sender) client-ip=209.85.220.179; Received: by mail-vc0-f179.google.com with SMTP id hq11so12895245vcb.38 for ; Tue, 22 Jul 2014 04:00:51 -0700 (PDT) X-Received: by 10.220.118.136 with SMTP id v8mr20834244vcq.50.1406026851449; Tue, 22 Jul 2014 04:00:51 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp185867vcb; Tue, 22 Jul 2014 04:00:51 -0700 (PDT) X-Received: by 10.70.44.101 with SMTP id d5mr237851pdm.82.1406026850508; Tue, 22 Jul 2014 04:00:50 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id kl10si17117pbd.188.2014.07.22.04.00.49 for ; Tue, 22 Jul 2014 04:00:49 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754812AbaGVK5j (ORCPT + 12 others); Tue, 22 Jul 2014 06:57:39 -0400 Received: from arroyo.ext.ti.com ([192.94.94.40]:56786 "EHLO arroyo.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754770AbaGVK5g (ORCPT ); Tue, 22 Jul 2014 06:57:36 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by arroyo.ext.ti.com (8.13.7/8.13.7) with ESMTP id s6MAva8s005803; Tue, 22 Jul 2014 05:57:36 -0500 Received: from DFLE72.ent.ti.com (dfle72.ent.ti.com [128.247.5.109]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6MAvanD018777; Tue, 22 Jul 2014 05:57:36 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE72.ent.ti.com (128.247.5.109) with Microsoft SMTP Server id 14.3.174.1; Tue, 22 Jul 2014 05:57:35 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6MAv7qu027221; Tue, 22 Jul 2014 05:57:34 -0500 From: Kishon Vijay Abraham I To: CC: , Subject: [PATCH 17/28] phy: qcom: Add APQ8064 SATA PHY device tree bindings Date: Tue, 22 Jul 2014 16:26:40 +0530 Message-ID: <1406026611-30493-18-git-send-email-kishon@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1406026611-30493-1-git-send-email-kishon@ti.com> References: <1406026611-30493-1-git-send-email-kishon@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: kishon@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.179 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Srinivas Kandagatla This patch adds binding spec for Qualcomm AP8064 SATA PHY. Signed-off-by: Srinivas Kandagatla Tested-by: Kiran Padwal Signed-off-by: Kishon Vijay Abraham I --- .../bindings/phy/qcom-apq8064-sata-phy.txt | 24 ++++++++++++++++++++ 1 file changed, 24 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt diff --git a/Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt b/Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt new file mode 100644 index 0000000..952f6c9 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt @@ -0,0 +1,24 @@ +Qualcomm APQ8064 SATA PHY Controller +------------------------------------ + +SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers. +Each SATA PHY controller should have its own node. + +Required properties: +- compatible: compatible list, contains "qcom,apq8064-sata-phy". +- reg: offset and length of the SATA PHY register set; +- #phy-cells: must be zero +- clocks: a list of phandles and clock-specifier pairs, one for each entry in + clock-names. +- clock-names: must be "cfg" for phy config clock. + +Example: + sata_phy: sata-phy@1b400000 { + compatible = "qcom,apq8064-sata-phy"; + reg = <0x1b400000 0x200>; + + clocks = <&gcc SATA_PHY_CFG_CLK>; + clock-names = "cfg"; + + #phy-cells = <0>; + };