From patchwork Tue Oct 21 14:11:34 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xia Kaixu X-Patchwork-Id: 39152 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f69.google.com (mail-la0-f69.google.com [209.85.215.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id CC547202DB for ; Tue, 21 Oct 2014 14:13:22 +0000 (UTC) Received: by mail-la0-f69.google.com with SMTP id q1sf865082lam.0 for ; Tue, 21 Oct 2014 07:13:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=WHPQFMg4VlCg66D+VrF6FMv2WCY1nVDPgGlFaxxMgL0=; b=DUKpON3Ykq25SjjtOTLEjBqWGY/+OxTmFKNwJiLHzWttmUC/M9zZhalMNAEUh8VcaD 5vlAXAZAgjngK+PzAk0Qd5kmyXGtc+soVlAYxx0Xquhc+tg9QKJSiXamn/zGBhzaI0P2 mUVljcQfs6KgyT0J2iZCH3vxh6eZDjF3yvexfsz6aJt8gtW1U8QlMNpL9XbSuS3itDnM ZBnUBJksj6bIO6faASHIYNlpkI1Oq5Kwak96YFeq8XU/b1XgP9m//fMsyTcC15V8X3m/ G+KXAywVTSD7kT2HUDQJS2xUaeqX7RuHFH0T/KXeMSxoVp1iSVWafUHaj3MYLtpVm7LX XXNA== X-Gm-Message-State: ALoCoQma1lBneumSttMchYT0vJLhjIL6TrXgYOmE+Qxu7SrB1Dxxbv0E7oN6Z7TUcUIXCNI+Czsf X-Received: by 10.112.146.104 with SMTP id tb8mr11454lbb.22.1413900799898; Tue, 21 Oct 2014 07:13:19 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.202.136 with SMTP id ki8ls63394lac.90.gmail; Tue, 21 Oct 2014 07:13:19 -0700 (PDT) X-Received: by 10.112.166.1 with SMTP id zc1mr3778632lbb.90.1413900799675; Tue, 21 Oct 2014 07:13:19 -0700 (PDT) Received: from mail-lb0-f169.google.com (mail-lb0-f169.google.com. [209.85.217.169]) by mx.google.com with ESMTPS id qi2si11139921lbb.47.2014.10.21.07.13.18 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 21 Oct 2014 07:13:18 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) client-ip=209.85.217.169; Received: by mail-lb0-f169.google.com with SMTP id 10so1091860lbg.14 for ; Tue, 21 Oct 2014 07:13:18 -0700 (PDT) X-Received: by 10.112.189.10 with SMTP id ge10mr34735398lbc.23.1413900798419; Tue, 21 Oct 2014 07:13:18 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp505923lbz; Tue, 21 Oct 2014 07:13:17 -0700 (PDT) X-Received: by 10.66.184.76 with SMTP id es12mr34538666pac.3.1413900789948; Tue, 21 Oct 2014 07:13:09 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id xg7si11296905pbc.90.2014.10.21.07.13.09 for ; Tue, 21 Oct 2014 07:13:09 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932910AbaJUONC (ORCPT + 27 others); Tue, 21 Oct 2014 10:13:02 -0400 Received: from mail-pa0-f48.google.com ([209.85.220.48]:34382 "EHLO mail-pa0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932874AbaJUOM6 (ORCPT ); Tue, 21 Oct 2014 10:12:58 -0400 Received: by mail-pa0-f48.google.com with SMTP id eu11so1490670pac.21 for ; Tue, 21 Oct 2014 07:12:58 -0700 (PDT) X-Received: by 10.66.166.71 with SMTP id ze7mr10524734pab.5.1413900778420; Tue, 21 Oct 2014 07:12:58 -0700 (PDT) Received: from localhost.localdomain ([218.17.215.175]) by mx.google.com with ESMTPSA id c2sm12065981pdf.52.2014.10.21.07.12.55 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 21 Oct 2014 07:12:57 -0700 (PDT) From: Xia Kaixu To: rmk+kernel@arm.linux.org.uk, arm@kernel.org Cc: kaixu.xia@linaro.org, arnd@arndb.de, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 4/4] ARM: allow errata and XIP options to be enabled without ARCH_MULTIPLATFORM_STRICT Date: Tue, 21 Oct 2014 22:11:34 +0800 Message-Id: <1413900694-29571-5-git-send-email-kaixu.xia@linaro.org> X-Mailer: git-send-email 2.1.1 In-Reply-To: <1413900694-29571-1-git-send-email-kaixu.xia@linaro.org> References: <1413900694-29571-1-git-send-email-kaixu.xia@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: kaixu.xia@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , With the ARCH_MULTIPLATFORM_STRICT option, it becomes much easier to enable the ERRATA options when we know at configuration time that we don't care about the generic case. The previous configuration makes XIP_KERNEL option fundamentally non-MULTIPLATFORM, but it's still valid to select it when building for !ARCH_MULTIPLATFORM_STRICT and selecting only the one machine that you want to run on. So allow ARM_ERRATA and XIP_KERNEL options to be enabled without ARCH_MULTIPLATFORM_STRICT. Signed-off-by: Xia Kaixu --- arch/arm/Kconfig | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 50762cc..14d0dce 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -1091,7 +1091,7 @@ config ARM_ERRATA_430973 config ARM_ERRATA_458693 bool "ARM errata: Processor deadlock when a false hazard is created" depends on CPU_V7 - depends on !ARCH_MULTIPLATFORM + depends on !ARCH_MULTIPLATFORM_STRICT help This option enables the workaround for the 458693 Cortex-A8 (r2p0) erratum. For very specific sequences of memory operations, it is @@ -1105,7 +1105,7 @@ config ARM_ERRATA_458693 config ARM_ERRATA_460075 bool "ARM errata: Data written to the L2 cache can be overwritten with stale data" depends on CPU_V7 - depends on !ARCH_MULTIPLATFORM + depends on !ARCH_MULTIPLATFORM_STRICT help This option enables the workaround for the 460075 Cortex-A8 (r2p0) erratum. Any asynchronous access to the L2 cache may encounter a @@ -1118,7 +1118,7 @@ config ARM_ERRATA_460075 config ARM_ERRATA_742230 bool "ARM errata: DMB operation may be faulty" depends on CPU_V7 && SMP - depends on !ARCH_MULTIPLATFORM + depends on !ARCH_MULTIPLATFORM_STRICT help This option enables the workaround for the 742230 Cortex-A9 (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction @@ -1131,7 +1131,7 @@ config ARM_ERRATA_742230 config ARM_ERRATA_742231 bool "ARM errata: Incorrect hazard handling in the SCU may lead to data corruption" depends on CPU_V7 && SMP - depends on !ARCH_MULTIPLATFORM + depends on !ARCH_MULTIPLATFORM_STRICT help This option enables the workaround for the 742231 Cortex-A9 (r2p0..r2p2) erratum. Under certain conditions, specific to the @@ -1168,7 +1168,7 @@ config ARM_ERRATA_720789 config ARM_ERRATA_743622 bool "ARM errata: Faulty hazard checking in the Store Buffer may lead to data corruption" depends on CPU_V7 - depends on !ARCH_MULTIPLATFORM + depends on !ARCH_MULTIPLATFORM_STRICT help This option enables the workaround for the 743622 Cortex-A9 (r2p*) erratum. Under very rare conditions, a faulty @@ -1182,7 +1182,7 @@ config ARM_ERRATA_743622 config ARM_ERRATA_751472 bool "ARM errata: Interrupted ICIALLUIS may prevent completion of broadcasted operation" depends on CPU_V7 - depends on !ARCH_MULTIPLATFORM + depends on !ARCH_MULTIPLATFORM_STRICT help This option enables the workaround for the 751472 Cortex-A9 (prior to r3p0) erratum. An interrupted ICIALLUIS operation may prevent the @@ -1987,7 +1987,7 @@ endchoice config XIP_KERNEL bool "Kernel Execute-In-Place from ROM" - depends on !ARM_LPAE && !ARCH_MULTIPLATFORM + depends on !ARM_LPAE && !ARCH_MULTIPLATFORM_STRICT help Execute-In-Place allows the kernel to run from non-volatile storage directly addressable by the CPU, such as NOR flash. This saves RAM