From patchwork Tue Apr 5 13:27:39 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 65082 Delivered-To: patch@linaro.org Received: by 10.112.199.169 with SMTP id jl9csp467227lbc; Tue, 5 Apr 2016 06:32:00 -0700 (PDT) X-Received: by 10.98.93.155 with SMTP id n27mr29536560pfj.88.1459863120349; Tue, 05 Apr 2016 06:32:00 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n69si7188536pfa.4.2016.04.05.06.32.00; Tue, 05 Apr 2016 06:32:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933318AbcDENbd (ORCPT + 29 others); Tue, 5 Apr 2016 09:31:33 -0400 Received: from mail-pa0-f43.google.com ([209.85.220.43]:35607 "EHLO mail-pa0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933252AbcDENba (ORCPT ); Tue, 5 Apr 2016 09:31:30 -0400 Received: by mail-pa0-f43.google.com with SMTP id td3so10855375pab.2 for ; Tue, 05 Apr 2016 06:31:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wDhuShD9erU6vGIdHI8xt+A24HBkYpf+GmCar5MiP18=; b=U4hglkxI3q/3hAxsxIJYx7tmwsc8gP36wLi06xCnJjeSpMCreNFoZCUqdFSfJ8/Rn1 JMdy6iEGPr1vBQ+Dx83RIim23HASXxBXg2V4MFHoVUjBbJbxoCswNJrFngZabrnSAUN5 TlcsZhK4caxxsW1uNJySR0AQU1LP2z9u4Whbk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wDhuShD9erU6vGIdHI8xt+A24HBkYpf+GmCar5MiP18=; b=EgBkoZwYTX9bNBsy37je5zHqkgrr+0jNLuS3eknxN91X3ieKnw04TOgnA0RsHRgDnE cBGkGhOc45/0y6LEz/x1fBrXiUL9HzcUxJoGguA+XKd/yaFlgMp8M2CZKxoMpkzFo40U C7758LFxGLSPjUHwqE5lP6K8gx7BS1Zk4CKOYkYoGgHi6gC1yx+nFGbcGga0cYzhdsJc bhXob0mPiiLkDxBvXgyYGNpBO05c1WpNsbwhl8vCtOk9mSMVX4+ytIYeRxCW2JA7jM8x P3VBy7zMlVYCBt75rYnwWur8osRcP4yf+eOgZSByMNhQL775bueXpaXiybdBnyY7XdpB 666A== X-Gm-Message-State: AD7BkJLDhiI4g4j7GXiZCm7x1+9Q04hK/4ruVD99i/LaIOyo+T+Yqa1RYiz17JpdMGmwxug8 X-Received: by 10.66.54.78 with SMTP id h14mr61925177pap.95.1459863090037; Tue, 05 Apr 2016 06:31:30 -0700 (PDT) Received: from localhost.localdomain ([45.56.152.49]) by smtp.gmail.com with ESMTPSA id wh9sm8060481pab.8.2016.04.05.06.31.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 05 Apr 2016 06:31:29 -0700 (PDT) From: Guodong Xu To: xuwei5@hisilicon.com, mark.rutland@arm.com, robh@kernel.org, grant.likely@secretlab.ca, linus.walleij@linaro.org, arnd.bergmann@linaro.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kong.kongxinwei@hisilicon.com, Guodong Xu Subject: [PATCH v3 15/16] arm64: dts: add dwmmc nodes for hi6220 Date: Tue, 5 Apr 2016 21:27:39 +0800 Message-Id: <1459862860-9775-16-git-send-email-guodong.xu@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1459862860-9775-1-git-send-email-guodong.xu@linaro.org> References: <1459862860-9775-1-git-send-email-guodong.xu@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Xinwei Kong Add all three dwmmc nodes description for hi6220 Signed-off-by: Guodong Xu Signed-off-by: Xinwei Kong --- arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 53 +++++++++++++++++++++++++++++++ 1 file changed, 53 insertions(+) -- 1.9.1 diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi index 994622b..2e3d02d 100644 --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi @@ -740,5 +740,58 @@ interrupts = ; #mbox-cells = <3>; }; + + dwmmc_0: dwmmc0@f723d000 { + compatible = "hisilicon,hi6220-dw-mshc"; + num-slots = <0x1>; + cap-mmc-highspeed; + non-removable; + reg = <0x0 0xf723d000 0x0 0x1000>; + interrupts = <0x0 0x48 0x4>; + clocks = <&sys_ctrl 2>, <&sys_ctrl 1>; + clock-names = "ciu", "biu"; + bus-width = <0x8>; + vmmc-supply = <&ldo19>; + pinctrl-names = "default"; + pinctrl-0 = <&emmc_pmx_func &emmc_clk_cfg_func + &emmc_cfg_func &emmc_rst_cfg_func>; + }; + + dwmmc_1: dwmmc1@f723e000 { + compatible = "hisilicon,hi6220-dw-mshc"; + num-slots = <0x1>; + card-detect-delay = <200>; + hisilicon,peripheral-syscon = <&ao_ctrl>; + cap-sd-highspeed; + reg = <0x0 0xf723e000 0x0 0x1000>; + interrupts = <0x0 0x49 0x4>; + #address-cells = <0x1>; + #size-cells = <0x0>; + clocks = <&sys_ctrl 4>, <&sys_ctrl 3>; + clock-names = "ciu", "biu"; + vqmmc-supply = <&ldo7>; + vmmc-supply = <&ldo10>; + bus-width = <0x4>; + disable-wp; + cd-gpios = <&gpio1 0 1>; + pinctrl-names = "default", "idle"; + pinctrl-0 = <&sd_pmx_func &sd_clk_cfg_func &sd_cfg_func>; + pinctrl-1 = <&sd_pmx_idle &sd_clk_cfg_idle &sd_cfg_idle>; + }; + + dwmmc_2: dwmmc2@f723f000 { + compatible = "hisilicon,hi6220-dw-mshc"; + status = "okay"; + num-slots = <0x1>; + reg = <0x0 0xf723f000 0x0 0x1000>; + interrupts = <0x0 0x4a 0x4>; + clocks = <&sys_ctrl HI6220_MMC2_CIUCLK>, <&sys_ctrl HI6220_MMC2_CLK>; + clock-names = "ciu", "biu"; + bus-width = <0x4>; + broken-cd; + pinctrl-names = "default", "idle"; + pinctrl-0 = <&sdio_pmx_func &sdio_clk_cfg_func &sdio_cfg_func>; + pinctrl-1 = <&sdio_pmx_idle &sdio_clk_cfg_idle &sdio_cfg_idle>; + }; }; };