From patchwork Fri Jun 17 15:13:59 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 70336 Delivered-To: patch@linaro.org Received: by 10.140.28.4 with SMTP id 4csp334253qgy; Fri, 17 Jun 2016 08:14:55 -0700 (PDT) X-Received: by 10.66.160.41 with SMTP id xh9mr2950438pab.85.1466176495175; Fri, 17 Jun 2016 08:14:55 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c186si12911997pfa.69.2016.06.17.08.14.54; Fri, 17 Jun 2016 08:14:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932972AbcFQPOd (ORCPT + 30 others); Fri, 17 Jun 2016 11:14:33 -0400 Received: from mail-wm0-f47.google.com ([74.125.82.47]:36870 "EHLO mail-wm0-f47.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753372AbcFQPOa (ORCPT ); Fri, 17 Jun 2016 11:14:30 -0400 Received: by mail-wm0-f47.google.com with SMTP id a66so3936892wme.0 for ; Fri, 17 Jun 2016 08:14:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Ozz1WcjA6ftwq2NyftqOJAivQ9QpiAH1M4DDizkiDEw=; b=P8Lk6GbueaUyAWyVfr60CbntBNdwnH82mPeo4AWDG+JxyKnjmTyB64n6F7O3XPwIkg nPYkpYP76Tgp3ARLLJl11QZkZ1KdokPxHyy5JWqmK0s9poiNcKPLJgxm/y+M6R4plkC2 +4LtMdhLPuCm2KRSbOSaQMIDG/4d9ug5q9tXA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Ozz1WcjA6ftwq2NyftqOJAivQ9QpiAH1M4DDizkiDEw=; b=F8FclYH25zn9JtuxeaQd+KVdsV4o4fNkAS/ZrFv1bws5eeVlQyGkJ5Dl411P47prsB axOBLNiwCRRNPGYs1brTCxu+NvbfRFTmxOETI8u0GiThxUC2VzIFw7ThrCsEHyPdTTYF UvWSqinOH3LP7hVhDRHZy2a5Ahz6Ky9h6g6jfky4oQgOkeenDwL4lW048ck+aI04Ss9y P9mU1La+qVXpB1cVDmuPfjOpwhc/mBcVyuIt9KTm6xJrzZrx80QjwjKu7LKJFkeHUKXw iAEzseWhd1lNFC7R6ezJiNEKgvPV2EtLrK7iJPDNPyFHknLaPq1UeKByuCSDdOmrp7k6 mERQ== X-Gm-Message-State: ALyK8tLVlRXnmaHk9eL0M9vualC6jKcgMZoVSENOrMNqkUUS+q9p3P0KeZE8mFqLPXecgHCq X-Received: by 10.194.133.161 with SMTP id pd1mr2909777wjb.16.1466176464157; Fri, 17 Jun 2016 08:14:24 -0700 (PDT) Received: from localhost.localdomain (host-92-17-247-99.as13285.net. [92.17.247.99]) by smtp.gmail.com with ESMTPSA id o129sm4240934wmb.17.2016.06.17.08.14.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 17 Jun 2016 08:14:23 -0700 (PDT) From: Srinivas Kandagatla To: Andy Gross Cc: Rob Herring , David Brown , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 02/16] arm64: dts: msm8996: add blsp2_uart1 pinctrl Date: Fri, 17 Jun 2016 16:13:59 +0100 Message-Id: <1466176454-28084-3-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1466176454-28084-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1466176454-28084-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds 2pin and 4 pin uart pinctrl support for blsp2_uart1 Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/msm8996-pins.dtsi | 65 ++++++++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/msm8996.dtsi | 1 + 2 files changed, 66 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/msm8996-pins.dtsi -- 2.7.4 diff --git a/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi new file mode 100644 index 0000000..4d1dba7 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi @@ -0,0 +1,65 @@ +/* + * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 and + * only version 2 as published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +&msmgpio { + + blsp2_uart1_2pins_default: blsp2_uart1_2pins { + pinmux { + function = "blsp_uart8"; + pins = "gpio4", "gpio5"; + }; + pinconf { + pins = "gpio4", "gpio5"; + drive-strength = <16>; + bias-disable; + }; + }; + + blsp2_uart1_2pins_sleep: blsp2_uart1_2pins_sleep { + pinmux { + function = "gpio"; + pins = "gpio4", "gpio5"; + }; + pinconf { + pins = "gpio4", "gpio5"; + drive-strength = <2>; + bias-disable; + }; + }; + + blsp2_uart1_4pins_default: blsp2_uart1_4pins { + pinmux { + function = "blsp_uart8"; + pins = "gpio4", "gpio5", "gpio6", "gpio7"; + }; + + pinconf { + pins = "gpio4", "gpio5", "gpio6", "gpio7"; + drive-strength = <16>; + bias-disable; + }; + }; + + blsp2_uart1_4pins_sleep: blsp2_uart1_4pins_sleep { + pinmux { + function = "gpio"; + pins = "gpio4", "gpio5", "gpio6", "gpio7"; + }; + + pinconf { + pins = "gpio4", "gpiio5", "gpio6", "gpio7"; + drive-strength = <2>; + bias-disable; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi index 8bf382f..22b770f 100644 --- a/arch/arm64/boot/dts/qcom/msm8996.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi @@ -267,3 +267,4 @@ }; }; }; +#include "msm8996-pins.dtsi"