From patchwork Fri Dec 2 10:17:18 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 86262 Delivered-To: patch@linaro.org Received: by 10.182.112.6 with SMTP id im6csp231375obb; Fri, 2 Dec 2016 02:18:29 -0800 (PST) X-Received: by 10.84.216.10 with SMTP id m10mr94594573pli.131.1480673909650; Fri, 02 Dec 2016 02:18:29 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q186si4500921pga.81.2016.12.02.02.18.29; Fri, 02 Dec 2016 02:18:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759636AbcLBKR7 (ORCPT + 25 others); Fri, 2 Dec 2016 05:17:59 -0500 Received: from mail-wm0-f54.google.com ([74.125.82.54]:38729 "EHLO mail-wm0-f54.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759538AbcLBKRp (ORCPT ); Fri, 2 Dec 2016 05:17:45 -0500 Received: by mail-wm0-f54.google.com with SMTP id f82so11308627wmf.1 for ; Fri, 02 Dec 2016 02:17:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Lf86NiIrUt4UqV6rUCF7iz/WqrCCsNK4HC7y96t8Jtk=; b=WQdLuKy9NYyaaiopNGMKaW9mV7GznTBnfbS7VjJ4z9dKYhrDjVpJgyVgwGferC1QmX dd6JfYI/mGqkzUczI1VcNEwlomKL/KQYEZmRddkXMVy0+EFGAHbLqwuJDakMwNGG09iL ixoUod5hZGb2KTQqPvY7sj/wMTYttOztqaAP0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Lf86NiIrUt4UqV6rUCF7iz/WqrCCsNK4HC7y96t8Jtk=; b=gnfND49MaxGbciagyR/6lY8GmWzGyGFqOQv3ZuX+q87QLLQ/QrAvuiB0+udLHLiPvU N+lqDbc/0JdwiwRrt27Cj50o5cDS/bf2tkH5K8rPZYbfWehTjUGhf/+9qPU56WAo+krM hIcZwbA3c8xxMPuQtH6p+fPxEsECGaYC8Kzke7brc4Uc0fHvm1Ml9mXCGUlDOqTICDg0 2tZ6q0Inddj2BBqoWn/l0OzhmZXabQ9YX9WigHrsY66iIlHO8F3nlscFycpsUBR/Wios BsjAp4FItc33ICyes1Gxj1g57dFbkJmJCmkZqTy0UHSzBe4mNxKVLNmGVF4t9Vkj56PZ LK5w== X-Gm-Message-State: AKaTC02TI2gGZ/oS5pNfA5Nyhkws5mdiXcEOcLRNUd1r0b0rR7lauZXo8FODn4PHj3KXAZOT X-Received: by 10.28.152.79 with SMTP id a76mr2227588wme.47.1480673864202; Fri, 02 Dec 2016 02:17:44 -0800 (PST) Received: from lmenx321.st.com. (lya72-2-88-175-155-153.fbx.proxad.net. [88.175.155.153]) by smtp.gmail.com with ESMTPSA id c133sm2422503wme.12.2016.12.02.02.17.42 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 02 Dec 2016 02:17:43 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, linux-iio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: fabrice.gasnier@st.com, gerald.baeza@st.com, arnaud.pouliquen@st.com, linus.walleij@linaro.org, linaro-kernel@lists.linaro.org, benjamin.gaignard@linaro.org, Benjamin Gaignard Subject: [PATCH v3 3/7] PWM: add pwm-stm32 DT bindings Date: Fri, 2 Dec 2016 11:17:18 +0100 Message-Id: <1480673842-20804-4-git-send-email-benjamin.gaignard@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1480673842-20804-1-git-send-email-benjamin.gaignard@st.com> References: <1480673842-20804-1-git-send-email-benjamin.gaignard@st.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Define bindings for pwm-stm32 version 2: - use parameters instead of compatible of handle the hardware configuration Signed-off-by: Benjamin Gaignard --- .../devicetree/bindings/pwm/pwm-stm32.txt | 38 ++++++++++++++++++++++ 1 file changed, 38 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/pwm-stm32.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/pwm/pwm-stm32.txt b/Documentation/devicetree/bindings/pwm/pwm-stm32.txt new file mode 100644 index 0000000..575b9fb --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/pwm-stm32.txt @@ -0,0 +1,38 @@ +STMicroelectronics PWM driver bindings for STM32 + +Must be a sub-node of STM32 general purpose timer driver +Parent node properties are describe in ../mfd/stm32-general-purpose-timer.txt + +Required parameters: +- compatible: Must be "st,stm32-pwm" +- pinctrl-names: Set to "default". +- pinctrl-0: List of phandles pointing to pin configuration nodes + for PWM module. + For Pinctrl properties, please refer to [1]. + +Optional parameters: +- st,breakinput: Set if the hardware have break input capabilities +- st,breakinput-polarity: Set break input polarity. Default is 0 + The value define the active polarity: + - 0 (active LOW) + - 1 (active HIGH) +- st,pwm-num-chan: Number of available PWM channels. Default is 0. +- st,32bits-counter: Set if the hardware have a 32 bits counter +- st,complementary: Set if the hardware have complementary output channels + +[1] Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt + +Example: + gptimer1: gptimer1@40010000 { + compatible = "st,stm32-gptimer"; + reg = <0x40010000 0x400>; + clocks = <&rcc 0 160>; + clock-names = "clk_int"; + + pwm1@0 { + compatible = "st,stm32-pwm"; + st,pwm-num-chan = <4>; + st,breakinput; + st,complementary; + }; + };