From patchwork Sat Mar 25 18:23:15 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 96003 Delivered-To: patch@linaro.org Received: by 10.140.89.233 with SMTP id v96csp565850qgd; Sat, 25 Mar 2017 11:26:32 -0700 (PDT) X-Received: by 10.98.62.219 with SMTP id y88mr15988539pfj.62.1490466392551; Sat, 25 Mar 2017 11:26:32 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h10si6973442plk.259.2017.03.25.11.26.32; Sat, 25 Mar 2017 11:26:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751973AbdCYS0B (ORCPT + 15 others); Sat, 25 Mar 2017 14:26:01 -0400 Received: from mail-wr0-f179.google.com ([209.85.128.179]:36140 "EHLO mail-wr0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751726AbdCYSYr (ORCPT ); Sat, 25 Mar 2017 14:24:47 -0400 Received: by mail-wr0-f179.google.com with SMTP id u108so11084553wrb.3 for ; Sat, 25 Mar 2017 11:24:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nglOBlz7W4/TmQLwDdWEou+rI7p/vSj3Pq/bxWPR4LM=; b=U2jhlq35cTj37o0Kq+dwU1qEfQO6Gf49kVsKq+VQ7FFfcM6RJ0flCxcoC4mCsGKFwX k2p/x07Gbh4oenx95PA7eqzW8FfbQwVdKDiczNjb8iFYUEYp/+T5FoKeTKlAR7JbUBh6 SrAw1AqCMbyB0JoVKP0LuzgWcKJ4pXTDFvK8I= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nglOBlz7W4/TmQLwDdWEou+rI7p/vSj3Pq/bxWPR4LM=; b=HPKIeq5r3UYeMxWJaO+ZJDiUCniQ2NgWkmxy1viZiGsoKRQ0ajoJDXbGwSPbVccPf1 fpUZ5pS7akIApofLRS0K5v9c0rBTOENnNmUGsQzhO8zmXPrmsNpo+5qk/WscKDHDZSuB VSEflkSNDc49xfulpH4sbHsMwCm55LudodQgy+Yz4lKiifM+GOS7Azg+3/bmugbNpyO8 vZje4ie9cGJ0JgzDWU6COWdppJfgs5kLnXJBeduK6hY1Pi1DvCfTFzrVRlgFxzeoaPYy 58MqiIUJYNtWnxIbqGfipPNa2Fh3cVoZFXYdMHO21lolymPPeMKaOuuTX8lUDXgYNW0F 9Msw== X-Gm-Message-State: AFeK/H1bAzRgeEyW5UyS1bcPne2bdSm+krLPI4v05rhltWZh3AYFRRUVSQyQOShIynrufNTK X-Received: by 10.223.171.23 with SMTP id q23mr12987656wrc.163.1490466284313; Sat, 25 Mar 2017 11:24:44 -0700 (PDT) Received: from localhost.localdomain (li1529-187.members.linode.com. [139.162.244.187]) by smtp.gmail.com with ESMTPSA id e72sm7464075wma.5.2017.03.25.11.24.37 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sat, 25 Mar 2017 11:24:43 -0700 (PDT) From: Leo Yan To: Jonathan Corbet , Rob Herring , Mark Rutland , Wei Xu , Catalin Marinas , Will Deacon , Andy Gross , David Brown , Michael Turquette , Stephen Boyd , Mathieu Poirier , Guodong Xu , John Stultz , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, mike.leach@linaro.org, Suzuki.Poulose@arm.com, sudeep.holla@arm.com Cc: Leo Yan Subject: [PATCH v5 7/9] clk: hi6220: add debug APB clock Date: Sun, 26 Mar 2017 02:23:15 +0800 Message-Id: <1490466197-29163-8-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1490466197-29163-1-git-send-email-leo.yan@linaro.org> References: <1490466197-29163-1-git-send-email-leo.yan@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The debug APB clock is absent in hi6220 driver, so this patch is to add support for it. Signed-off-by: Leo Yan --- drivers/clk/hisilicon/clk-hi6220.c | 1 + include/dt-bindings/clock/hi6220-clock.h | 5 ++++- 2 files changed, 5 insertions(+), 1 deletion(-) -- 2.7.4 diff --git a/drivers/clk/hisilicon/clk-hi6220.c b/drivers/clk/hisilicon/clk-hi6220.c index c0e8e1f..2ae151c 100644 --- a/drivers/clk/hisilicon/clk-hi6220.c +++ b/drivers/clk/hisilicon/clk-hi6220.c @@ -134,6 +134,7 @@ static struct hisi_gate_clock hi6220_separated_gate_clks_sys[] __initdata = { { HI6220_UART4_PCLK, "uart4_pclk", "uart4_src", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x230, 8, 0, }, { HI6220_SPI_CLK, "spi_clk", "clk_150m", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x230, 9, 0, }, { HI6220_TSENSOR_CLK, "tsensor_clk", "clk_bus", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x230, 12, 0, }, + { HI6220_DAPB_CLK, "dapb_clk", "cs_dapb", CLK_SET_RATE_PARENT|CLK_IS_CRITICAL, 0x230, 18, 0, }, { HI6220_MMU_CLK, "mmu_clk", "ddrc_axi1", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x240, 11, 0, }, { HI6220_HIFI_SEL, "hifi_sel", "hifi_src", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x270, 0, 0, }, { HI6220_MMC0_SYSPLL, "mmc0_syspll", "syspll", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x270, 1, 0, }, diff --git a/include/dt-bindings/clock/hi6220-clock.h b/include/dt-bindings/clock/hi6220-clock.h index 6b03c84..b8ba665 100644 --- a/include/dt-bindings/clock/hi6220-clock.h +++ b/include/dt-bindings/clock/hi6220-clock.h @@ -124,7 +124,10 @@ #define HI6220_CS_DAPB 57 #define HI6220_CS_ATB_DIV 58 -#define HI6220_SYS_NR_CLKS 59 +/* gate clock */ +#define HI6220_DAPB_CLK 59 + +#define HI6220_SYS_NR_CLKS 60 /* clk in Hi6220 media controller */ /* gate clocks */