From patchwork Wed May 17 14:46:32 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 99984 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp267182qge; Wed, 17 May 2017 07:47:21 -0700 (PDT) X-Received: by 10.99.137.198 with SMTP id v189mr4175369pgd.205.1495032441791; Wed, 17 May 2017 07:47:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1495032441; cv=none; d=google.com; s=arc-20160816; b=hNTXUo/N4NTIfhSgO0XnZI9vMr1eO/0uLpaLbbxDL2jHPKHAnkAs5XwiB0lLsHlAfc fDYWd7VoaFXPm4lGxkzjrG8av9SZu9VFJ8rOWz/UfTD06c9CiU4VOaGCoKvI00hK4xPQ S02W/3n5tj4fjk5nqhN1+7EosUCkni2aK/rEdu286EBRQ50DXTcliCPfuv29WUPv39ax Tl/yRtVDPlDRfFhL/VOaIRZf5zfESvJJf6cwEa9QA4I1/H3qlrrn3eTjgL/wRs5O6QBr KX9nRN+tp8D6v28AN4qfItEZewG+EKJzlJENMiw9FG4lED4StK1PeVenjZTweZ6Vu8fJ VMDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=ZeSoqsr6s09QW66FowNRygNyueZBeDTEKj59gxMFXp8q+tUVZZkEjVHxTJQG5H6Xk1 12LTYzFycxYFi+qCYakaORTDl7Ye9amtcc1HkVcXAiBwkEz0notyO/8Yz9SyaoXTOR7+ t7sjz6iVYGYBzd42jll4TW9jcAtNrWGKIq6sUhD4nIp4cA6hilnxlqjvM9QQFWD0589R F8C6u42XXLqj0vmGDLb6bWFnp/hplopTjmN83LHX9E8Gq9eOHdMLgqnUSIa1539sYULE rZW9SPb8iBPNNY3vGfkptxeO0twp6+WHo/4gtw4fEBbi9MYpkB/9ts7gjkRw8cdkaC9G 9YNA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y27si2297283pgc.178.2017.05.17.07.47.21; Wed, 17 May 2017 07:47:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754597AbdEQOrH (ORCPT + 25 others); Wed, 17 May 2017 10:47:07 -0400 Received: from mail-pg0-f48.google.com ([74.125.83.48]:34181 "EHLO mail-pg0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752896AbdEQOrE (ORCPT ); Wed, 17 May 2017 10:47:04 -0400 Received: by mail-pg0-f48.google.com with SMTP id u28so8181412pgn.1 for ; Wed, 17 May 2017 07:47:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=LrS5rt9Jv4fbi+ze3JT3roHcI93v+hPDjTT1izYpOYHd5dDtehtE6AVa8cp9ZYcQXc sZYNFRwmEWiOR5LhnJ5G+r09wskSa9DC6f3WcW+Zu5a07Wp+0eMjIW09UdZU13G1NZCr kfDwJFY4YHZqH9uPIdMCCZ5bBGDD6bnMWp3Sw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=jhYWD1CJvRYnXEUaPNi64Y3yU+6Ml04l51G1VIohMElg5kC+mPAdrckqxG6RF+l/c+ XNeO0OsE32blAxawqWooJ9FYjduqu5ohR6MvcHvpTgbQc746ITNW8rXH8b5fpoFtiJuW 0W0tQw2eC4O7UfpXDCfDLhr8GJuTxWHAte62be52Mk/n+1bwQ3pRE41MJuJeu5zJaUQP JSpCziA6q2NeB8u/CwG0hd+fj7JVOA37YSVpyIO/+yp2g3C9LB4qpTpzBJklcHrT8F4B BJ4wmxWwqL6HHobkSDixQREvm/USMaGXXBws/AChxGR/VwPZOR8/KmALdg/3IGPnlnJz psAQ== X-Gm-Message-State: AODbwcAQJ8SsLQAzyEvzJIZlIRdGyDHwCOl117ru1jrNlXrp/qcH1e2H /Rh8ECpc4KCl5AN4 X-Received: by 10.98.11.79 with SMTP id t76mr4201063pfi.104.1495032422962; Wed, 17 May 2017 07:47:02 -0700 (PDT) Received: from localhost.localdomain (li637-108.members.linode.com. [106.186.117.108]) by smtp.gmail.com with ESMTPSA id v9sm4845037pfa.43.2017.05.17.07.46.56 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 17 May 2017 07:47:01 -0700 (PDT) From: Leo Yan To: Wei Xu , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , Guodong Xu , Zhong Kaihua , Zhangfei Gao , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Cc: Leo Yan Subject: [PATCH v1 2/2] arm64: dts: add sp804 timer node for Hi3660 Date: Wed, 17 May 2017 22:46:32 +0800 Message-Id: <1495032392-19102-3-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1495032392-19102-1-git-send-email-leo.yan@linaro.org> References: <1495032392-19102-1-git-send-email-leo.yan@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Hi3660 SoC comes with the sp804 timer in addition to the architecture timers. These ones are shutdown when reaching a deep idle states and a backup timer is needed. The sp804 belongs to another power domain and can fulfill the purpose of replacing temporarily an architecture timer when the CPU is idle. Describe it in the device tree, so it can be enabled at boot time. Suggested-by: Daniel Lezcano Acked-by: Daniel Lezcano Signed-off-by: Leo Yan --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 11 +++++++++++ 1 file changed, 11 insertions(+) -- 1.9.1 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 138fcba..f75c792 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -173,6 +173,17 @@ #clock-cells = <1>; }; + dual_timer0: timer@fff14000 { + compatible = "arm,sp804", "arm,primecell"; + reg = <0x0 0xfff14000 0x0 0x1000>; + interrupts = , + ; + clocks = <&crg_ctrl HI3660_OSC32K>, + <&crg_ctrl HI3660_OSC32K>, + <&crg_ctrl HI3660_OSC32K>; + clock-names = "timer1", "timer2", "apb_pclk"; + }; + ufs: ufs@ff3b0000 { compatible = "jedec,ufs-1.1", "hisilicon,hi3660-ufs"; reg = <0x0 0xff3b0000 0x0 0x1000>, /* 0: HCI standard */