From patchwork Mon May 22 04:52:28 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 100246 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp83884qge; Sun, 21 May 2017 21:53:31 -0700 (PDT) X-Received: by 10.84.174.3 with SMTP id q3mr26783079plb.179.1495428811346; Sun, 21 May 2017 21:53:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1495428811; cv=none; d=google.com; s=arc-20160816; b=ojvhhGpyEqssyFyC5wZha6dlNCrUGSeE31WlhbXqNqsJ2zmmP9S9TM5KnDl0B63HK6 TbqV5v7eS0iLQBuLiGo/9mpwZEsVWhtE6YYTkBKW/ESfntmEkI5rYOL3WVNV+mn3nkWs HDODhjDdsNgWTFp8GcMhRRUClCNAKPVXr2s7jUS0SgMj7CS5SA1Orpd6+0HhGOZXKBUO VJTt4nBW6Q+p4OYLGKsZKA/JONbd7M05RYLuP5droayiuGhMCxJ0dAz2kT9gRT3BrAWL 4YNoS0Rc8iudhJiSqNy0i5C9KTAHEwej0cgCX7I6VdGS+yOMnYRtl0oGzs0R6JaYGFEu 86mg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=n3IM5bAFwcmSe+RxVunwDthIPjnw3YaF81uKG7K5MX8LRBCVPGjvk9VOWpbR4CqGlf otu+0/h/M/DMejghb/kEOoXm1zI74miEweOReBtMNvF7JOXSofydm0sUoVmZQeLv3yju upL/TUAr2oEoV4UVWYJyTDK2j3UGZoXWNvWe7DWk1AqFf4rNpxRDOKhwBdCM6IVVzmyy u+lTafrOfsCTiiSwnvcOqRmhWCNl3ItdCQrEegYtbnVF7SJ2zLe1wgbpjdAn8IxQmPor SKKg2z1hGL96qc/0HJAgKx2LPfERyRaVheXA6pfqWw6jyTtHaQieJsJYY5+SRLpO+y8E w4Xg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q88si16266682pfg.77.2017.05.21.21.53.31; Sun, 21 May 2017 21:53:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751624AbdEVEx2 (ORCPT + 25 others); Mon, 22 May 2017 00:53:28 -0400 Received: from mail-pf0-f173.google.com ([209.85.192.173]:34263 "EHLO mail-pf0-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751314AbdEVExX (ORCPT ); Mon, 22 May 2017 00:53:23 -0400 Received: by mail-pf0-f173.google.com with SMTP id 9so70161384pfj.1 for ; Sun, 21 May 2017 21:53:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=APp4w2yxZiJQafvp4ZWU28SRYQ+vs1WjXYU4lkfauIoSgiHobEf/9hikmi4Rr6tyd3 gyYCkxXJxiGF0YwrXyyLBpW/NtBgMT9/AaeQrh4Qqvz8gmPy9WDsYIDnu3aErzYcRrJd pCQEdWQFcOMoEyaz5vbRSMNg0YppsjLUN/jZU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=LFIBe3SFuEOjpnC+odrc8V2GujDUVPv4Zv0cCsZD9TqzJSQ7X1xLANfRElwGmlgQ3Z v/pOQ7sW1gkwPe3ys6wz2MI6kU9Zy44gfk73+SPOg+q8aKZyrBA5M6UbZJF/uAc9qgSj zm64l/WpXGOAM+mC1Z4/1buVCcrtC3FYO0q3YI1/FL4rD8tCyVmXHGDTCc/HezmH10Ys KlUl4V1624gYHnCdcWukc9rDdUfFGy/YTOOY4cDTw3Z6SChRv3Z7YsnNatN+SndmCf88 wv/0wMBdd30hQnlnAbJBbA+oq3DlZ5HDW0/mv6dPe0zcNKiYz7sAEBWLCQwiruZU58TB 8qVA== X-Gm-Message-State: AODbwcBewPU1A4N342MGDTub6ciNTT0MyWSvzOBo7BltB06tKs5+73o+ VNhIhL2g4VEWZUGM X-Received: by 10.84.228.201 with SMTP id y9mr26942036pli.13.1495428797525; Sun, 21 May 2017 21:53:17 -0700 (PDT) Received: from localhost.localdomain (li637-108.members.linode.com. [106.186.117.108]) by smtp.gmail.com with ESMTPSA id s68sm28837594pgc.5.2017.05.21.21.53.11 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sun, 21 May 2017 21:53:16 -0700 (PDT) From: Leo Yan To: Wei Xu , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , Zhangfei Gao , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Guodong Xu , Haojian Zhuang Cc: Leo Yan Subject: [PATCH v3 2/2] arm64: dts: add sp804 timer node for Hi3660 Date: Mon, 22 May 2017 12:52:28 +0800 Message-Id: <1495428748-11153-3-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1495428748-11153-1-git-send-email-leo.yan@linaro.org> References: <1495428748-11153-1-git-send-email-leo.yan@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Hi3660 SoC comes with the sp804 timer in addition to the architecture timers. These ones are shutdown when reaching a deep idle states and a backup timer is needed. The sp804 belongs to another power domain and can fulfill the purpose of replacing temporarily an architecture timer when the CPU is idle. Describe it in the device tree, so it can be enabled at boot time. Suggested-by: Daniel Lezcano Acked-by: Daniel Lezcano Signed-off-by: Leo Yan --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 11 +++++++++++ 1 file changed, 11 insertions(+) -- 1.9.1 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 138fcba..f75c792 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -173,6 +173,17 @@ #clock-cells = <1>; }; + dual_timer0: timer@fff14000 { + compatible = "arm,sp804", "arm,primecell"; + reg = <0x0 0xfff14000 0x0 0x1000>; + interrupts = , + ; + clocks = <&crg_ctrl HI3660_OSC32K>, + <&crg_ctrl HI3660_OSC32K>, + <&crg_ctrl HI3660_OSC32K>; + clock-names = "timer1", "timer2", "apb_pclk"; + }; + ufs: ufs@ff3b0000 { compatible = "jedec,ufs-1.1", "hisilicon,hi3660-ufs"; reg = <0x0 0xff3b0000 0x0 0x1000>, /* 0: HCI standard */