From patchwork Tue Oct 24 15:51:41 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: John Garry X-Patchwork-Id: 116969 Delivered-To: patch@linaro.org Received: by 10.140.22.164 with SMTP id 33csp5917356qgn; Tue, 24 Oct 2017 08:09:33 -0700 (PDT) X-Google-Smtp-Source: ABhQp+Rck3WTtNF/UCzbhcuR9OThRpzDXZBAXMfDaCL5EsoiWdFs0hp+I5m5dyjFRyGw3AeKPVZD X-Received: by 10.98.33.137 with SMTP id o9mr16975902pfj.33.1508857773655; Tue, 24 Oct 2017 08:09:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1508857773; cv=none; d=google.com; s=arc-20160816; b=h5z9fmk+cqNpYpwPb4m2dT226hy77cUoQZnsbvoXxCKI9KsjiFbCCBQX10sHO/sdsc /zf2RyCykqejc3LQb9JdxNDSRdZD6pDIP3Ml0X3ZHAaas4wT+OWgmAs/DaRQHSWGx1ng PqnIK7XvME0OlXilzNqtkqrz2ldDQQkzN94iG4E2dPubHtu7r1+YryG5/MbinUxDiCWi yEdiAUh1yWjYldFsrPFSrL6zns/8ZqJiAZhLLlfoJPGDL+TxNP/6L5pWNWqJNV4rlILv XNSYsb926iSSJK8ng1NIVLbe1OoA3F60CevS7eNh54qcHRkC6A9+4m+VZhZ2t+YlCaQe E4GQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=1uCvQF26Vs6b4wMl/2S9qQKZnkEOqDaa0ab46GF1JpI=; b=H+Wugprztpqd25lG+mCN0at0b3q/OpQsEN/VfHEYdK2O4H3HvOkFcjmbTNshtcWitL mudbl5IM4MSUDGtO4SLZtEWqBfayIYkY7ASwr38VU26534Xz//5E8j31FrsMtNSWY5pI 4eNhVttVf5iyuotRpzZRxWSQ0cMN4FQKl3n0/WjLUXabykXmLC4BgOo/r0FJPa78WItP guofZ0VjSVeh5EVd2H+sCCv6batXyiSvTMpCpAjwQ7/3G0mPA3/dMoVPbEfU5dH4spr/ IwWE8/G46Et4wqLU+KwGuff4Xvo04qkuwAJQprhmNYoVriyl/FRKa74HRcD/RQp/Y7jq tYmg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 31si273917plj.299.2017.10.24.08.09.33; Tue, 24 Oct 2017 08:09:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751999AbdJXPJb (ORCPT + 27 others); Tue, 24 Oct 2017 11:09:31 -0400 Received: from szxga05-in.huawei.com ([45.249.212.191]:9047 "EHLO szxga05-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751757AbdJXPJR (ORCPT ); Tue, 24 Oct 2017 11:09:17 -0400 Received: from 172.30.72.58 (EHLO DGGEMS406-HUB.china.huawei.com) ([172.30.72.58]) by dggrg05-dlp.huawei.com (MOS 4.4.6-GA FastPath queued) with ESMTP id DJW29919; Tue, 24 Oct 2017 23:05:30 +0800 (CST) Received: from localhost.localdomain (10.67.212.75) by DGGEMS406-HUB.china.huawei.com (10.3.19.206) with Microsoft SMTP Server id 14.3.361.1; Tue, 24 Oct 2017 23:05:18 +0800 From: John Garry To: , CC: , , , , Shiju Jose , John Garry Subject: [PATCH 11/19] scsi: hisi_sas: report v2 hw AXI errors to userspace Date: Tue, 24 Oct 2017 23:51:41 +0800 Message-ID: <1508860309-212397-12-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1508860309-212397-1-git-send-email-john.garry@huawei.com> References: <1508860309-212397-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.67.212.75] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A0B0207.59EF56BA.0145, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: 449a9d4b2d886eb4bf06ba82ea1b40f9 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Shiju Jose This patch adds reporting of AXI errors in the SAS v2 hw driver to userspace as non-standard trace events. rasdaemon can be used to read and log these AXI errors in userspace. Signed-off-by: Shiju Jose Signed-off-by: John Garry --- drivers/scsi/hisi_sas/hisi_sas_v2_hw.c | 54 +++++++++++++++++++++++++++++++--- 1 file changed, 50 insertions(+), 4 deletions(-) -- 1.9.1 diff --git a/drivers/scsi/hisi_sas/hisi_sas_v2_hw.c b/drivers/scsi/hisi_sas/hisi_sas_v2_hw.c index 0cf8244..8626d9f 100644 --- a/drivers/scsi/hisi_sas/hisi_sas_v2_hw.c +++ b/drivers/scsi/hisi_sas/hisi_sas_v2_hw.c @@ -389,6 +389,13 @@ #define HISI_SAS_ECC_ERR_HGC_RXM_MEM1 BIT(7) #define HISI_SAS_ECC_ERR_HGC_RXM_MEM2 BIT(8) #define HISI_SAS_ECC_ERR_HGC_RXM_MEM3 BIT(9) +#define HISI_SAS_ERR_WP_DEPTH BIT(10) +#define HISI_SAS_ERR_IPTT_SLOT_NOMATCH BIT(11) +#define HISI_SAS_ERR_RP_DEPTH BIT(12) +#define HISI_SAS_ERR_AXI BIT(13) +#define HISI_SAS_ERR_FIFO BIT(14) +#define HISI_SAS_ERR_LM_ADD_FETCH_LIST BIT(15) +#define HISI_SAS_ERR_HGC_ABT_FETCH_LM BIT(16) struct hisi_sas_complete_v2_hdr { __le32 dw0; @@ -417,6 +424,7 @@ struct hisi_sas_hw_err_info { u64 physical_addr; u32 mb_err; u32 type; + u32 axi_err_info; }; static const struct hisi_sas_hw_error one_bit_ecc_errors[] = { @@ -748,6 +756,7 @@ enum { #define HISI_SAS_VALID_PA BIT(0) #define HISI_SAS_VALID_MB_ERR BIT(1) #define HISI_SAS_VALID_ERR_TYPE BIT(2) +#define HISI_SAS_VALID_AXI_ERR_INFO BIT(3) #define ERR_ON_TX_PHASE(err_phase) (err_phase == 0x2 || \ err_phase == 0x4 || err_phase == 0x8 ||\ @@ -3052,32 +3061,39 @@ static irqreturn_t fatal_ecc_int_v2_hw(int irq_no, void *p) { .irq_msk = BIT(ENT_INT_SRC3_WP_DEPTH_OFF), .msg = "write pointer and depth", + .type = HISI_SAS_ERR_WP_DEPTH, }, { .irq_msk = BIT(ENT_INT_SRC3_IPTT_SLOT_NOMATCH_OFF), .msg = "iptt no match slot", + .type = HISI_SAS_ERR_IPTT_SLOT_NOMATCH, }, { .irq_msk = BIT(ENT_INT_SRC3_RP_DEPTH_OFF), .msg = "read pointer and depth", + .type = HISI_SAS_ERR_RP_DEPTH, }, { .irq_msk = BIT(ENT_INT_SRC3_AXI_OFF), .reg = HGC_AXI_FIFO_ERR_INFO, + .type = HISI_SAS_ERR_AXI, .sub = axi_error, }, { .irq_msk = BIT(ENT_INT_SRC3_FIFO_OFF), .reg = HGC_AXI_FIFO_ERR_INFO, + .type = HISI_SAS_ERR_FIFO, .sub = fifo_error, }, { .irq_msk = BIT(ENT_INT_SRC3_LM_OFF), .msg = "LM add/fetch list", + .type = HISI_SAS_ERR_LM_ADD_FETCH_LIST, }, { .irq_msk = BIT(ENT_INT_SRC3_ABT_OFF), .msg = "SAS_HGC_ABT fetch LM list", + .type = HISI_SAS_ERR_HGC_ABT_FETCH_LM, }, }; @@ -3088,12 +3104,17 @@ static irqreturn_t fatal_axi_int_v2_hw(int irq_no, void *p) struct device *dev = hisi_hba->dev; const struct hisi_sas_hw_error *axi_error; int i; + struct hisi_sas_hw_err_info err_data; + bool trace_ns_event_enabled = trace_non_standard_event_enabled(); irq_msk = hisi_sas_read32(hisi_hba, ENT_INT_SRC_MSK3); hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK3, irq_msk | 0xfffffffe); irq_value = hisi_sas_read32(hisi_hba, ENT_INT_SRC3); + if (trace_ns_event_enabled) + memset(&err_data, 0, sizeof(err_data)); + for (i = 0; i < ARRAY_SIZE(fatal_axi_errors); i++) { axi_error = &fatal_axi_errors[i]; if (!(irq_value & axi_error->irq_msk)) @@ -3108,13 +3129,38 @@ static irqreturn_t fatal_axi_int_v2_hw(int irq_no, void *p) for (; sub->msk || sub->msg; sub++) { if (!(err_value & sub->msk)) continue; - dev_warn(dev, "%s (0x%x) found!\n", - sub->msg, irq_value); + if (trace_ns_event_enabled) { + err_data.validation_bits = + HISI_SAS_VALID_ERR_TYPE | + HISI_SAS_VALID_AXI_ERR_INFO; + err_data.type = axi_error->type; + err_data.axi_err_info = sub->msk; + log_non_standard_event( + &CPER_SEC_TYPE_HISI_SAS, + &NULL_UUID_LE, + dev_name(dev), + GHES_SEV_PANIC, + (const u8 *)&err_data, + sizeof(err_data)); + } else + dev_warn(dev, "%s (0x%x) found!\n", + sub->msg, irq_value); queue_work(hisi_hba->wq, &hisi_hba->rst_work); } } else { - dev_warn(dev, "%s (0x%x) found!\n", - axi_error->msg, irq_value); + if (trace_ns_event_enabled) { + err_data.validation_bits = + HISI_SAS_VALID_ERR_TYPE; + err_data.type = axi_error->type; + log_non_standard_event(&CPER_SEC_TYPE_HISI_SAS, + &NULL_UUID_LE, + dev_name(dev), + GHES_SEV_PANIC, + (const u8 *)&err_data, + sizeof(err_data)); + } else + dev_warn(dev, "%s (0x%x) found!\n", + axi_error->msg, irq_value); queue_work(hisi_hba->wq, &hisi_hba->rst_work); } }