Message ID | 1535645747-9823-2-git-send-email-will.deacon@arm.com |
---|---|
State | New |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a2e:1648:0:0:0:0:0 with SMTP id 8-v6csp92514ljw; Thu, 30 Aug 2018 09:16:51 -0700 (PDT) X-Google-Smtp-Source: ANB0VdYfVW2GeLiYXBUpUOsUvvSYj7vkXq5DZnwZs56MBHGW9j0lVpdI/UWt9vs0PCLJj7Qxghqn X-Received: by 2002:a63:24c4:: with SMTP id k187-v6mr5498084pgk.162.1535645811673; Thu, 30 Aug 2018 09:16:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535645811; cv=none; d=google.com; s=arc-20160816; b=U7MRK5fLgmSPLMdUM7NDO8+FcLUi8iM960g4XU4mEZVqfcO+lMBz8u8FjWPpSLJ+Lx h9neVCvqys2ku0SQ/BWeLXXefVBOiHzHPIlnF5o35eUtWKfx5pAtJAOfQpRj5UxGO24C D12w1XjXOVhFs2cQ4ClhjYJc7b9MChwdfgbKIYSZas/rYLTfAUt9iX4+tHicwvLECa1E Ega01ExEPKPBultJjkbFO2CvjeIBJsLTO+mwoAOfkzpupIBqme31y3SKTYXm6YTisOMi 1yztTT/eZu4h+Stof8gSZ5UUld4F0NSCmfHdPM0uI/W70o8+d4tkaXmI8gcpcQWTE1og tjUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=Mc6pOOsmGvtQt/y+Ju/BH/GnTOxKCskvlW5ST031YVE=; b=OxjZW0cnxfolECmjsGuU8GDUPUvCtEBWRGYBOe+rAjahzY+zQS2S/7LgGmxzV7N6i6 QDgRug36pVaWRsCnWL4P+5wfRQ0rWa5IQ46gwZMNWXlUPK2TgCwFS+S6grweVqprkz2n Nxetzr1XFW0wEnURjUWAe3se20k2ioYachBruyQrDFZv+s6n/fzpOMNSBYOcMpLpjZHa XwLqOBom+82p7Pq743acj2+VD/xStAt04awa6MIaTtJIjsR9b4rIeMaIa/Lrc+jVXKr1 symgz4Xw2xJxgclftmykqSQ2M8/pegUjwohLwTQu0FacPOJ/5w+jvKlE031EmiR++ahs Sqkg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: <linux-kernel-owner@vger.kernel.org> Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b5-v6si7333516pfg.90.2018.08.30.09.16.51; Thu, 30 Aug 2018 09:16:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727425AbeH3USm (ORCPT <rfc822;igor.opaniuk@linaro.org> + 32 others); Thu, 30 Aug 2018 16:18:42 -0400 Received: from foss.arm.com ([217.140.101.70]:44790 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725893AbeH3USl (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 30 Aug 2018 16:18:41 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 0D6E0ED1; Thu, 30 Aug 2018 09:15:49 -0700 (PDT) Received: from edgewater-inn.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id D2D113F738; Thu, 30 Aug 2018 09:15:48 -0700 (PDT) Received: by edgewater-inn.cambridge.arm.com (Postfix, from userid 1000) id 1B6D31AE3610; Thu, 30 Aug 2018 17:16:01 +0100 (BST) From: Will Deacon <will.deacon@arm.com> To: linux-kernel@vger.kernel.org Cc: peterz@infradead.org, benh@au1.ibm.com, torvalds@linux-foundation.org, npiggin@gmail.com, catalin.marinas@arm.com, linux-arm-kernel@lists.infradead.org, Will Deacon <will.deacon@arm.com> Subject: [PATCH 01/12] arm64: tlb: Use last-level invalidation in flush_tlb_kernel_range() Date: Thu, 30 Aug 2018 17:15:35 +0100 Message-Id: <1535645747-9823-2-git-send-email-will.deacon@arm.com> X-Mailer: git-send-email 2.1.4 In-Reply-To: <1535645747-9823-1-git-send-email-will.deacon@arm.com> References: <1535645747-9823-1-git-send-email-will.deacon@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org |
Series |
Avoid synchronous TLB invalidation for intermediate page-table entries on arm64
|
expand
|
diff --git a/arch/arm64/include/asm/tlbflush.h b/arch/arm64/include/asm/tlbflush.h index a4a1901140ee..7e2a35424ca4 100644 --- a/arch/arm64/include/asm/tlbflush.h +++ b/arch/arm64/include/asm/tlbflush.h @@ -199,7 +199,7 @@ static inline void flush_tlb_kernel_range(unsigned long start, unsigned long end dsb(ishst); for (addr = start; addr < end; addr += 1 << (PAGE_SHIFT - 12)) - __tlbi(vaae1is, addr); + __tlbi(vaale1is, addr); dsb(ish); isb(); }
flush_tlb_kernel_range() is only ever used to invalidate last-level entries, so we can restrict the scope of the TLB invalidation instruction. Signed-off-by: Will Deacon <will.deacon@arm.com> --- arch/arm64/include/asm/tlbflush.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- 2.1.4