From patchwork Fri Jun 28 14:35:52 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: John Garry X-Patchwork-Id: 168093 Delivered-To: patch@linaro.org Received: by 2002:a92:4782:0:0:0:0:0 with SMTP id e2csp3782386ilk; Fri, 28 Jun 2019 07:37:38 -0700 (PDT) X-Google-Smtp-Source: APXvYqzjrcD+exrWGqHVw9dv7i99tINfYLqquzYI8zrp3bMLySG+v/4jkS+Avh+TjUZaTih6ZtP8 X-Received: by 2002:a65:5b8e:: with SMTP id i14mr6307072pgr.188.1561732658702; Fri, 28 Jun 2019 07:37:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561732658; cv=none; d=google.com; s=arc-20160816; b=gkKx8+GYNc6IpzX1l+xV3iCQdgxFM6CHb/wTCn/CjB2of25WAxteC42UuvE1Q9p5Wc Q81/6Es/bzUmDNeSKFimyL9oTxnlong55MpiyDdOlTT+h30CvoHCUurm7NhQx1NROVOx m15mXdACPHVveuw08dRPjZDPC7dadVZ1nESC9sv5TNaK0gqdwxWMh8UuijwH46Inw880 AsWTHDqy7xzSb4ScsVROOe2E8I4fixlRh5q56zJGaD94A7mpWTcEu7GipfDfV+9L0ZDQ iMwRzBoNn5lMYMkJEnUgo8jWTb7t4DIJGRKzwPP1JdxF0fULvTtcfHwIDUGk4XoQ1hG4 E5Xg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=TI25TindjYvlLNLnWCSEHkmETJBVjxzm1GU/9+TbXHc=; b=mo+vFINr6uaXAihpvcF9mVAcuPkaxFNUM8kxc3RxmZ0QO5M8sdXBWTUKXuUfWJGiMQ E2yEPPdgA0qVJaeMLIFJfSAElXZ12g/kyHuzPB0+6SpgbhhQySQoXe2YhGAj2AZQRlz1 WCEO+SZ09q6u27oXCcj8FkZFBOcmjovY74y6dfwZ48sAAR2nfdNLgEH9rMqj2/jBP4a5 2xpJ2Ysv8qwj0UAfbR9kKPtEaqwr/GruO2J9GVC8ObDJ2zvTD0Wk6Iwnq1TR2XsMU9kx 2ZfmMmqojQxK8/+vNbVqAPGWPLeeJK5De71z/68H7ofvNw/jtrQ6xf9dZCTcuShLG2Ay QfUg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b21si2276650plz.21.2019.06.28.07.37.38; Fri, 28 Jun 2019 07:37:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726956AbfF1Ohh (ORCPT + 30 others); Fri, 28 Jun 2019 10:37:37 -0400 Received: from szxga05-in.huawei.com ([45.249.212.191]:8232 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726884AbfF1Ohg (ORCPT ); Fri, 28 Jun 2019 10:37:36 -0400 Received: from DGGEMS405-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id 533D1AB3EDE336B3E937; Fri, 28 Jun 2019 22:37:32 +0800 (CST) Received: from localhost.localdomain (10.67.212.75) by DGGEMS405-HUB.china.huawei.com (10.3.19.205) with Microsoft SMTP Server id 14.3.439.0; Fri, 28 Jun 2019 22:37:21 +0800 From: John Garry To: , , , , , , , , , , , , CC: , , , , , John Garry Subject: [PATCH v3 4/4] perf jevents: Add support for Hisi hip08 L3C PMU aliasing Date: Fri, 28 Jun 2019 22:35:52 +0800 Message-ID: <1561732552-143038-5-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 2.8.1 In-Reply-To: <1561732552-143038-1-git-send-email-john.garry@huawei.com> References: <1561732552-143038-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.67.212.75] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for Hisi hip08 L3C PMU aliasing. The kernel driver is in drivers/perf/hisilicon/hisi_uncore_l3c_pmu.c Signed-off-by: John Garry --- .../arm64/hisilicon/hip08/uncore-l3c.json | 37 +++++++++++++++++++ tools/perf/pmu-events/jevents.c | 1 + 2 files changed, 38 insertions(+) create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json -- 2.17.1 diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json new file mode 100644 index 000000000000..ca48747642e1 --- /dev/null +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json @@ -0,0 +1,37 @@ +[ + { + "EventCode": "0x00", + "EventName": "uncore_hisi_l3c.rd_cpipe", + "BriefDescription": "Total read accesses", + "PublicDescription": "Total read accesses", + "Unit": "hisi_sccl,l3c", + }, + { + "EventCode": "0x01", + "EventName": "uncore_hisi_l3c.wr_cpipe", + "BriefDescription": "Total write accesses", + "PublicDescription": "Total write accesses", + "Unit": "hisi_sccl,l3c", + }, + { + "EventCode": "0x02", + "EventName": "uncore_hisi_l3c.rd_hit_cpipe", + "BriefDescription": "Total read hits", + "PublicDescription": "Total read hits", + "Unit": "hisi_sccl,l3c", + }, + { + "EventCode": "0x03", + "EventName": "uncore_hisi_l3c.wr_hit_cpipe", + "BriefDescription": "Total write hits", + "PublicDescription": "Total write hits", + "Unit": "hisi_sccl,l3c", + }, + { + "EventCode": "0x04", + "EventName": "uncore_hisi_l3c.victim_num", + "BriefDescription": "l3c precharge commands", + "PublicDescription": "l3c precharge commands", + "Unit": "hisi_sccl,l3c", + }, +] diff --git a/tools/perf/pmu-events/jevents.c b/tools/perf/pmu-events/jevents.c index 909e53e3b5bd..7d241efd03de 100644 --- a/tools/perf/pmu-events/jevents.c +++ b/tools/perf/pmu-events/jevents.c @@ -238,6 +238,7 @@ static struct map { { "UPI LL", "uncore_upi" }, { "hisi_sccl,ddrc", "hisi_sccl,ddrc" }, { "hisi_sccl,hha", "hisi_sccl,hha" }, + { "hisi_sccl,l3c", "hisi_sccl,l3c" }, {} };