From patchwork Wed Aug 14 09:28:35 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhou Wang X-Patchwork-Id: 171247 Delivered-To: patch@linaro.org Received: by 2002:a92:d204:0:0:0:0:0 with SMTP id y4csp574455ily; Wed, 14 Aug 2019 02:31:05 -0700 (PDT) X-Google-Smtp-Source: APXvYqxCZ/N8QUpf85EUSJ2AYD4cusc2q35RTmfcGQNl1/YXFTjZ78ezRsMgC1xnAQqSYOVBxyEp X-Received: by 2002:a63:5823:: with SMTP id m35mr38894825pgb.329.1565775064352; Wed, 14 Aug 2019 02:31:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565775064; cv=none; d=google.com; s=arc-20160816; b=kWnMeoYZjqnKxH+lBC0zaycUrMVhN1u0CP+HKfNSd1rBGWsdK3BjM6LXtRe63pLPH0 5eXYi2Z+mJi6KkgneoY8r7kFyYfHLV+5lm/i1ilDnlgyQAi608gxOT2Lzx5zqJ8gYISr AwGNx1uZnUmOAgwxUm9y9GqeFlBWzLtkP21Pju2a2plWFy0IeYAGo59hC9gEpa+F83yY a7RwrCHvL+e/tDzWsAp75Swd+imh9vCRQ2c5DVc974aqc5xjXddscJtEX2qasItcaqjG n8Ci/vh6NnDMvHQ/zAi840IJ/bKTTUwLqzQ3a0V8z8X0ZIoJIz86BCLXc7quHW3rTAQH Sw0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=WSikfJ/v+Nmfp4bJWiD9P6drwPfykwnhaOymMqq+6go=; b=VVC5okXzMy5cWE5s01UrbaIx1icQH1Eg6cglH28568dt4Ko6nJdKHE13tMJlduQOqg RkpJJ/3wre2PFTCBOZc3LD9wt1zaUKqeC5bw9zJy/V4RjKPlXvvNs5lI/IJFL7a/D46y YWN6AS4WMYO4MC38YQOGSMz33Nbn/pMgty8jKxN5wmpm2a+1tPC07OTFcrvRafmODwOG P6kx7Fl+w6WJ/WoQTfv0sot0ZsfAC/rUk0n36EsCxhrTwNZth1ZVyqHRVJVgPif+5RUu OT/1M5ZYJjd4GOFXMS0+8xBhHhFVob1VoDoTaI/4Cm488AFBvH6jhWPPffmKwdama6pc rNbw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 26si68924188pgs.520.2019.08.14.02.31.04; Wed, 14 Aug 2019 02:31:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727009AbfHNJbD (ORCPT + 28 others); Wed, 14 Aug 2019 05:31:03 -0400 Received: from szxga07-in.huawei.com ([45.249.212.35]:44626 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726157AbfHNJbA (ORCPT ); Wed, 14 Aug 2019 05:31:00 -0400 Received: from DGGEMS406-HUB.china.huawei.com (unknown [172.30.72.59]) by Forcepoint Email with ESMTP id 3667EDDEAECF5A81535B; Wed, 14 Aug 2019 17:30:56 +0800 (CST) Received: from localhost.localdomain (10.67.212.75) by DGGEMS406-HUB.china.huawei.com (10.3.19.206) with Microsoft SMTP Server id 14.3.439.0; Wed, 14 Aug 2019 17:30:49 +0800 From: Zhou Wang To: , CC: , , , Zhou Wang Subject: [PATCH 1/5] crypto: hisilicon - fix kbuild warnings Date: Wed, 14 Aug 2019 17:28:35 +0800 Message-ID: <1565774919-31853-2-git-send-email-wangzhou1@hisilicon.com> X-Mailer: git-send-email 2.8.1 In-Reply-To: <1565774919-31853-1-git-send-email-wangzhou1@hisilicon.com> References: <1565774919-31853-1-git-send-email-wangzhou1@hisilicon.com> MIME-Version: 1.0 X-Originating-IP: [10.67.212.75] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Fix to use proper type of argument for dma_addr_t and size_t. Fixes: 263c9959c937 ("crypto: hisilicon - add queue management driver for HiSilicon QM module") Reported-by: kbuild test robot Signed-off-by: Zhou Wang --- drivers/crypto/hisilicon/qm.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) -- 2.8.1 diff --git a/drivers/crypto/hisilicon/qm.c b/drivers/crypto/hisilicon/qm.c index 363f71b..796fdbf 100644 --- a/drivers/crypto/hisilicon/qm.c +++ b/drivers/crypto/hisilicon/qm.c @@ -347,7 +347,7 @@ static int qm_mb(struct hisi_qm *qm, u8 cmd, dma_addr_t dma_addr, u16 queue, struct qm_mailbox mailbox; int ret = 0; - dev_dbg(&qm->pdev->dev, "QM mailbox request to q%u: %u-%llx\n", queue, + dev_dbg(&qm->pdev->dev, "QM mailbox request to q%u: %u-%pad\n", queue, cmd, dma_addr); mailbox.w0 = cmd | @@ -1137,7 +1137,7 @@ struct hisi_qp *hisi_qm_create_qp(struct hisi_qm *qm, u8 alg_type) goto err_clear_bit; } - dev_dbg(dev, "allocate qp dma buf(va=%pK, dma=%pad, size=%lx)\n", + dev_dbg(dev, "allocate qp dma buf(va=%pK, dma=%pad, size=%zx)\n", qp->qdma.va, &qp->qdma.dma, qp->qdma.size); } @@ -1714,7 +1714,7 @@ int hisi_qm_start(struct hisi_qm *qm) QMC_ALIGN(sizeof(struct qm_cqc) * qm->qp_num); qm->qdma.va = dma_alloc_coherent(dev, qm->qdma.size, &qm->qdma.dma, GFP_KERNEL); - dev_dbg(dev, "allocate qm dma buf(va=%pK, dma=%pad, size=%lx)\n", + dev_dbg(dev, "allocate qm dma buf(va=%pK, dma=%pad, size=%zx)\n", qm->qdma.va, &qm->qdma.dma, qm->qdma.size); if (!qm->qdma.va) return -ENOMEM;