From patchwork Fri Oct 18 17:25:37 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dave Martin X-Patchwork-Id: 176906 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp1159990ill; Fri, 18 Oct 2019 10:27:11 -0700 (PDT) X-Google-Smtp-Source: APXvYqy0bUteiDjyyYVyq+EGjewlkfoV/GHSwAAX8Y1qeVUqXL5C+rdhj8OprNu8DSfvhYNL14Ci X-Received: by 2002:aa7:d358:: with SMTP id m24mr10930846edr.204.1571419631323; Fri, 18 Oct 2019 10:27:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571419631; cv=none; d=google.com; s=arc-20160816; b=mrZecuMcmfe8RgZCtSElNHwa47xG2ccQafZyyZ3yzlD+a63rqhPH5QMXC1BjHaFDAz P0Rc6zQCnJ6bbDoewpkpmE2NLJg0nlRiexx3vR8D65UVCS0vGCFxglPj2G3zy8RfL2PD XlntxRx5YH7bjGn7bu2lSctdyuL0ksKuJnlgFsFr0AH3I6KkgcY+OlhizGzMzDxU72vS WWOpr4oZ/vxdYPFDlyyUAwC6uOw86wuCexVDWhFca0lhfHJfcfkzUMt6oyir1DUR4XqH 7a1hf5fyS1QCp/I73BhcGPO3bynfYoM/27mRzh7DYwAcpULARPVohd71YALQfjTQHykd /geg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=T3/tOgmVVIGbRXem5cYWpA1Wv2q5h/S5WJBUiU715IM=; b=0NivHcz8BHJHq5Vt6SXhqhGvkfw1nVKmj/HJpxx2IsHGBHCNUm3v/QW7vLEQr3gvPL YR5e04JBdRB+DaDcWCiryU9mB69BMPMEj1444HkX+ciWiVVyF+SRWe31tmjGdgs354o5 RBpX2Y0mYRIEbBK6g95CwRAudPUge9kbzlAFRJFZ6Qdc4tm7J+GUtIbApOUe4zZu880j u3uGfXaN5KEmj2S2Pm03OZ7/6Aj09qxDXvnGB8PVxdRFmjpSIUz8aR7yN4J5xU6vAMIL HGAmEs2av8n+aa1kXQwZahwPh8a1XiF4LrRVllAxLSr25wn9iB8dosuGDAG2QgSH3WUH phrw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s17si3822200ejz.148.2019.10.18.10.27.11; Fri, 18 Oct 2019 10:27:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2410689AbfJRR1I (ORCPT + 26 others); Fri, 18 Oct 2019 13:27:08 -0400 Received: from [217.140.110.172] ([217.140.110.172]:47022 "EHLO foss.arm.com" rhost-flags-FAIL-FAIL-OK-OK) by vger.kernel.org with ESMTP id S2410653AbfJRR1H (ORCPT ); Fri, 18 Oct 2019 13:27:07 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 031681396; Fri, 18 Oct 2019 10:26:47 -0700 (PDT) Received: from e103592.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 388403F718; Fri, 18 Oct 2019 10:26:44 -0700 (PDT) From: Dave Martin To: linux-kernel@vger.kernel.org Cc: Andrew Jones , Arnd Bergmann , Catalin Marinas , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Kees Cook , =?utf-8?q?Kristina_Mart=C5=A1enko?= , Marc Zyngier , Mark Brown , Paul Elliott , Peter Zijlstra , Richard Henderson , Sudakshina Das , Szabolcs Nagy , Thomas Gleixner , Will Deacon , Yu-cheng Yu , Amit Kachhap , Vincenzo Frascino , linux-arch@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 04/12] arm64: docs: cpu-feature-registers: Document ID_AA64PFR1_EL1 Date: Fri, 18 Oct 2019 18:25:37 +0100 Message-Id: <1571419545-20401-5-git-send-email-Dave.Martin@arm.com> X-Mailer: git-send-email 2.1.4 In-Reply-To: <1571419545-20401-1-git-send-email-Dave.Martin@arm.com> References: <1571419545-20401-1-git-send-email-Dave.Martin@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Commit d71be2b6c0e1 ("arm64: cpufeature: Detect SSBS and advertise to userspace") exposes ID_AA64PFR1_EL1 to userspace, but didn't update the documentation to match. Add it. Signed-off-by: Dave Martin --- Note to maintainers: * This patch has been racing with various other attempts to fix the same documentation in the meantime. Since this patch only fixes the documenting for pre-existing features, it can safely be dropped if appropriate. The _new_ documentation relating to BTI feature reporting is in a subsequent patch, and needs to be retained. --- Documentation/arm64/cpu-feature-registers.rst | 15 +++++++++++---- 1 file changed, 11 insertions(+), 4 deletions(-) -- 2.1.4 diff --git a/Documentation/arm64/cpu-feature-registers.rst b/Documentation/arm64/cpu-feature-registers.rst index 2955287..b86828f 100644 --- a/Documentation/arm64/cpu-feature-registers.rst +++ b/Documentation/arm64/cpu-feature-registers.rst @@ -168,8 +168,15 @@ infrastructure: +------------------------------+---------+---------+ - 3) MIDR_EL1 - Main ID Register + 3) ID_AA64PFR1_EL1 - Processor Feature Register 1 + +------------------------------+---------+---------+ + | Name | bits | visible | + +------------------------------+---------+---------+ + | SSBS | [7-4] | y | + +------------------------------+---------+---------+ + + 4) MIDR_EL1 - Main ID Register +------------------------------+---------+---------+ | Name | bits | visible | +------------------------------+---------+---------+ @@ -188,7 +195,7 @@ infrastructure: as available on the CPU where it is fetched and is not a system wide safe value. - 4) ID_AA64ISAR1_EL1 - Instruction set attribute register 1 + 5) ID_AA64ISAR1_EL1 - Instruction set attribute register 1 +------------------------------+---------+---------+ | Name | bits | visible | @@ -210,7 +217,7 @@ infrastructure: | DPB | [3-0] | y | +------------------------------+---------+---------+ - 5) ID_AA64MMFR2_EL1 - Memory model feature register 2 + 6) ID_AA64MMFR2_EL1 - Memory model feature register 2 +------------------------------+---------+---------+ | Name | bits | visible | @@ -218,7 +225,7 @@ infrastructure: | AT | [35-32] | y | +------------------------------+---------+---------+ - 6) ID_AA64ZFR0_EL1 - SVE feature ID register 0 + 7) ID_AA64ZFR0_EL1 - SVE feature ID register 0 +------------------------------+---------+---------+ | Name | bits | visible |