From patchwork Wed Jun 14 08:23:21 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 105469 Delivered-To: patch@linaro.org Received: by 10.140.91.77 with SMTP id y71csp180213qgd; Wed, 14 Jun 2017 01:25:01 -0700 (PDT) X-Received: by 10.99.104.136 with SMTP id d130mr3206678pgc.236.1497428701581; Wed, 14 Jun 2017 01:25:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1497428701; cv=none; d=google.com; s=arc-20160816; b=HFhwOh38c1vAceUreFjk8JSB32qWTpUAZ67DI8TW7IU0COVf4sEDpY9zsH5HuykIFX 4WpKO9I0LL/GnqBv5yOOtvb+KFQsa5/+arSnQfn0cBbApceu0oNywL2AKrx1zccaPMI/ avqGmHvkZTqj5SlXG3e5mmq4qDIEwzbh/zNXyHNlPujrVQX1dHq3c6qjsTfIi5jyOJwp 571uadyZ+hT01B6uE2ZEZM8Tps5w6alr20RJb0ClkrZx9UAWvrODjASyQNE/1bFjlAm3 KopIl7DRWllYjHlTMds2IqAVXSMI8/5nkFIUhfoLHRBH10dkeG2MWfZ1i+E2l2lpGAog IgsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=b5bPPp8d3EvXd0BHmWW79rqKAGIh/69lbdT+574SpoJ+hpHoJa8FOaCvz2X5seFZHB DMNVwhQ7Swu+jXO79wPXgUh61KosnG5myjGDF3SVtUO7DBf4I0ghww4oLNXOSW+5JgZq qw5WzMs2oUmy6lv3agCQTpR1vkPNhGbcZIEhKFhX0nh/yWFgaN1AZbbrB/oD+QAHdEdM eFXXCiexZb/PXIAyatSUVfJ5xf4y8cRK3avoojOGDDt3X0onU1qAFoDVNfRJShTKoqce tojyTss6d7bELocKR0/Rq8G9p+8Xfbe0M12WZsZy9L/1Vo4sm7y4j0htkttFNzrx8FFb EPVA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.b=gePP47fl; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b74si170544pfc.93.2017.06.14.01.25.01; Wed, 14 Jun 2017 01:25:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.b=gePP47fl; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754175AbdFNIY1 (ORCPT + 25 others); Wed, 14 Jun 2017 04:24:27 -0400 Received: from mail-pf0-f169.google.com ([209.85.192.169]:34252 "EHLO mail-pf0-f169.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754563AbdFNIYX (ORCPT ); Wed, 14 Jun 2017 04:24:23 -0400 Received: by mail-pf0-f169.google.com with SMTP id s66so12691354pfs.1 for ; Wed, 14 Jun 2017 01:24:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=gePP47flGn8NK3bFpEf678sTbGbrbEbrbDgLyZt+bzf2bHho17zvkkbFfQ31monXmd Bc2EixiYwThyY5L0JTfcrmIXjgiduOArgXDparQZoLiHhqoBuglIswSJmEcpA7wfik66 A08PneFQURsyG7J4fVoUtUoZh1zEZabWJhCs4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=THPhA6qtlo8ZNldBhOuj/YYIBEH65b/rDyAE3+vea/NR9uHU1K+fBGxlqF2kswDZAI PeatC90Nw6X2evxY9uqE2yqoCbC2yXHsy3XxZcYneA+W6rW/ayLPhg/l4rWdQXmIua0n aW1xFNrdLXWwP+QulkVfanF12kBNwSbyp3+AWDjaF9A3KZC5F4MMr17cy0Rr6YNdTYj2 zSaDPHRmV2mGMrTs73VieDiap70z7Lhp2UC82uOsJq74txbOQ2F137RovBnkPRQ7QshK SYMqLLYVfgkgKWyRJM0F/cIlQwYnVyH4VrwY25lkgEGg6Z/lV7kZyhLEeahhMb0MniWB z+HA== X-Gm-Message-State: AKS2vOyL1EqLZix56Ng78fAV1RWXtN/2y9c85SujWVLT6lCcRW5U8GYm l9bjDHh/cFcDHLJW X-Received: by 10.84.211.136 with SMTP id c8mr3649013pli.96.1497428657525; Wed, 14 Jun 2017 01:24:17 -0700 (PDT) Received: from docularxu-ThinkPad-T440p.219.146.1.66 ([45.56.159.99]) by smtp.gmail.com with ESMTPSA id h14sm766802pfh.71.2017.06.14.01.24.11 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 14 Jun 2017 01:24:17 -0700 (PDT) From: Guodong Xu To: robh+dt@kernel.org, mark.rutland@arm.com, xuwei5@hisilicon.com, catalin.marinas@arm.com, will.deacon@arm.com, wangkefeng.wang@huawei.com, xuejiancheng@hisilicon.com, peter.griffin@linaro.org, puck.chen@hisilicon.com, lee.jones@linaro.org, ulf.hansson@linaro.org, bhelgaas@google.com, arnd@arndb.de Cc: zhangfei.gao@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mmc@vger.kernel.org, linux-pci@vger.kernel.org Subject: [PATCH v3 04/21] arm64: dts: hi3660: add resources for clock and reset Date: Wed, 14 Jun 2017 16:23:21 +0800 Message-Id: <20170614082338.15673-5-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170614082338.15673-1-guodong.xu@linaro.org> References: <20170614082338.15673-1-guodong.xu@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Zhangfei Gao Add some resource nodes for clock and reset Signed-off-by: Zhangfei Gao Acked-by: Rob Herring --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 53 +++++++++++++++++++++++++++---- 1 file changed, 46 insertions(+), 7 deletions(-) -- 2.10.2 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 3983086..f55710a 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -5,6 +5,7 @@ */ #include +#include / { compatible = "hisilicon,hi3660"; @@ -141,18 +142,56 @@ #size-cells = <2>; ranges; - fixed_uart5: fixed_19_2M { - compatible = "fixed-clock"; - #clock-cells = <0>; - clock-frequency = <19200000>; - clock-output-names = "fixed:uart5"; + crg_ctrl: crg_ctrl@fff35000 { + compatible = "hisilicon,hi3660-crgctrl", "syscon"; + reg = <0x0 0xfff35000 0x0 0x1000>; + #clock-cells = <1>; }; - uart5: uart@fdf05000 { + crg_rst: crg_rst_controller { + compatible = "hisilicon,hi3660-reset"; + #reset-cells = <2>; + hisi,rst-syscon = <&crg_ctrl>; + }; + + + pctrl: pctrl@e8a09000 { + compatible = "hisilicon,hi3660-pctrl", "syscon"; + reg = <0x0 0xe8a09000 0x0 0x2000>; + #clock-cells = <1>; + }; + + pmuctrl: crg_ctrl@fff34000 { + compatible = "hisilicon,hi3660-pmuctrl", "syscon"; + reg = <0x0 0xfff34000 0x0 0x1000>; + #clock-cells = <1>; + }; + + sctrl: sctrl@fff0a000 { + compatible = "hisilicon,hi3660-sctrl", "syscon"; + reg = <0x0 0xfff0a000 0x0 0x1000>; + #clock-cells = <1>; + }; + + iomcu: iomcu@ffd7e000 { + compatible = "hisilicon,hi3660-iomcu", "syscon"; + reg = <0x0 0xffd7e000 0x0 0x1000>; + #clock-cells = <1>; + + }; + + iomcu_rst: reset { + compatible = "hisilicon,hi3660-reset"; + hisi,rst-syscon = <&iomcu>; + #reset-cells = <2>; + }; + + uart5: serial@fdf05000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf05000 0x0 0x1000>; interrupts = ; - clocks = <&fixed_uart5 &fixed_uart5>; + clocks = <&crg_ctrl HI3660_CLK_GATE_UART5>, + <&crg_ctrl HI3660_CLK_GATE_UART5>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; };