From patchwork Mon Aug 28 14:29:05 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 111161 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp4918347qge; Mon, 28 Aug 2017 07:29:35 -0700 (PDT) X-Received: by 10.84.130.76 with SMTP id 70mr996653plc.258.1503930575222; Mon, 28 Aug 2017 07:29:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1503930575; cv=none; d=google.com; s=arc-20160816; b=hVlnDmm6jTNYLAjBbRRB6u5RSn0i2lhPrhpgp6vaws6TNFBAhgKLhdiEHjEJLrZm2i C+TRGDVQh9HFcGCEh1e/6hCdRJvyCfE57LroTSunqJS5Qs682LkPuBSB0LQEF5ads8yF kBcnltgNwL0ufzqVA6fggl2vD/IPWUKt8OlsEmyFBPrMcHfuZHH7Hlax9pLIN3qFVEJZ 8ZmZD38gXwL4ZClMXYnYewXyXjoJKL9dnfT3Nmxf3lbEf+aaWW8CUtFdjlJCILFr5ysT n7mDX6bP6xk5O/YfaHtd+cayNQkSu91xTLUJUBeCl8fXOc43LBcyai3bI+ruyBKxhzSx fn8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=nY5vKq86mNqda4qj8Dd1b9Eoxv8nkED9wOV2EJqvD+Q=; b=J/VCE9RZzzlSW/3hJTdOQj1tu9tPXq765smNuEkSE3EbkP4rsFOhl1er4zwmQ5dW18 baQeYceg2GnnL6fYS5OnKew9QFV8wxdA1ujHim37QNOclIl6dAIOJZFBfD4IpG6aaE2/ StJRgfvie+TARClqIMCjkYkngZo4/4TNSbVV73XjF05hBVIFjSUO1kDP8Z/rucRRLNeI JqAsvGHGo2q0netEQzK+3/NrKuS5Lg80UJ6cPsyfrQvNKGV8T8KLILLws0tcuxcAZUZP YBlimTfyf/vXatVOHJE/Ftuqaj/oS74KV1njLrqdoc/FP4efrC7knDjRgFpQmm9mLk9I gu1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=ADrsH5hz; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s36si400338pld.335.2017.08.28.07.29.32; Mon, 28 Aug 2017 07:29:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=ADrsH5hz; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751390AbdH1O31 (ORCPT + 26 others); Mon, 28 Aug 2017 10:29:27 -0400 Received: from mail-wr0-f181.google.com ([209.85.128.181]:35340 "EHLO mail-wr0-f181.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751288AbdH1O3X (ORCPT ); Mon, 28 Aug 2017 10:29:23 -0400 Received: by mail-wr0-f181.google.com with SMTP id j29so1308244wre.2 for ; Mon, 28 Aug 2017 07:29:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nY5vKq86mNqda4qj8Dd1b9Eoxv8nkED9wOV2EJqvD+Q=; b=ADrsH5hzRP/gPsqY1dUfBwQDT7VInkxe0j3Pr00C1KakaeKlKM5+fPf7LCq6nVHBiz g+H8uMahQqOhZkVw806zrEGFAQ9c+qbFO7zjHuWOaemMsIXFSmIU8N9us5NZg8Fpp8Ml pzAFlQmrlBEeeh7kNFnon5qjP921ENA99kTl2w8bQ62/jPqF5NqcbU0IhPVHOc0OBLGt A6UklAuwAPS014rjPYtaNoyQ34ZmqhptkqZnIHAbunx9RdfpHEogAni3pDt9rgnho4ok 2zJ7gBKMHw7N7fUCWetXOUn/wHijjvw8qqgTiFcs5hl755JmRbPEeJEh7xzPdfmF8ZAV symQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nY5vKq86mNqda4qj8Dd1b9Eoxv8nkED9wOV2EJqvD+Q=; b=GnJRB1/UvilKtF4re+SRJDGnF5EKE0CyWPtZPuyCQnvviJyXRmYjUJisTmujmQnWOm kV7LQ758kbyg5zfNOTn4p3q/a9ctFljKpZ+dTKTZnCP9Hbcee4p1Qxc0pmVpdPq/xjXN A90oTirQKRsrewK+tw4s1kEB3XUNooodYabOBbXIHWGcRk7Kh+joNeWvV2nmlLiW5rfb lfy6CwJwrs0VzMOcPPfunRZSqovUKRIR23bmVpytCitlC1gXHJ++EOi1MVh/8XZfkogH G/FKV3glbUMW5m0F0ctdCD4m6spvF/E+K/cbyKTFcLMuxbeqR1lymVUkoUOA4qUGkwE9 xqiw== X-Gm-Message-State: AHYfb5hSSudjvEd/cF61hcRMDbESxaTrMeRv/dtbdX3OnKqk1ZhI3uQT t6h1f9Tm1LQKC99r X-Received: by 10.223.138.239 with SMTP id z44mr509845wrz.85.1503930562305; Mon, 28 Aug 2017 07:29:22 -0700 (PDT) Received: from localhost.localdomain (uluru.liltaz.com. [163.172.81.188]) by smtp.googlemail.com with ESMTPSA id z39sm604792wrz.61.2017.08.28.07.29.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 28 Aug 2017 07:29:21 -0700 (PDT) From: Jerome Brunet To: Ulf Hansson , Kevin Hilman , Carlo Caione Cc: Jerome Brunet , linux-mmc@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 03/13] mmc: meson-gx: rework set_ios function Date: Mon, 28 Aug 2017 16:29:05 +0200 Message-Id: <20170828142915.27020-4-jbrunet@baylibre.com> X-Mailer: git-send-email 2.9.5 In-Reply-To: <20170828142915.27020-1-jbrunet@baylibre.com> References: <20170828142915.27020-1-jbrunet@baylibre.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Remove conditional write of cfg register. Warn if set_clk fails for some reason. Consistently use host->dev instead of mixing with mmc_dev(mmc) Reviewed-by: Kevin Hilman Signed-off-by: Jerome Brunet --- drivers/mmc/host/meson-gx-mmc.c | 22 +++++++++------------- 1 file changed, 9 insertions(+), 13 deletions(-) -- 2.9.5 diff --git a/drivers/mmc/host/meson-gx-mmc.c b/drivers/mmc/host/meson-gx-mmc.c index 7d14d382cb1c..0d29f1f347eb 100644 --- a/drivers/mmc/host/meson-gx-mmc.c +++ b/drivers/mmc/host/meson-gx-mmc.c @@ -444,8 +444,8 @@ static void meson_mmc_set_tuning_params(struct mmc_host *mmc) static void meson_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) { struct meson_host *host = mmc_priv(mmc); - u32 bus_width; - u32 val, orig; + u32 bus_width, val; + int err; /* * GPIO regulator, only controls switching between 1v8 and @@ -473,7 +473,7 @@ static void meson_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) int ret = regulator_enable(mmc->supply.vqmmc); if (ret < 0) - dev_err(mmc_dev(mmc), + dev_err(host->dev, "failed to enable vqmmc regulator\n"); else host->vqmmc_enabled = true; @@ -482,9 +482,6 @@ static void meson_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) break; } - - meson_mmc_clk_set(host, ios->clock); - /* Bus width */ switch (ios->bus_width) { case MMC_BUS_WIDTH_1: @@ -503,8 +500,6 @@ static void meson_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) } val = readl(host->regs + SD_EMMC_CFG); - orig = val; - val &= ~CFG_BUS_WIDTH_MASK; val |= FIELD_PREP(CFG_BUS_WIDTH_MASK, bus_width); @@ -518,11 +513,12 @@ static void meson_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) if (ios->timing == MMC_TIMING_MMC_HS400) val |= CFG_CHK_DS; - if (val != orig) { - writel(val, host->regs + SD_EMMC_CFG); - dev_dbg(host->dev, "%s: SD_EMMC_CFG: 0x%08x -> 0x%08x\n", - __func__, orig, val); - } + err = meson_mmc_clk_set(host, ios->clock); + if (err) + dev_err(host->dev, "Failed to set clock: %d\n,", err); + + writel(val, host->regs + SD_EMMC_CFG); + dev_dbg(host->dev, "SD_EMMC_CFG: 0x%08x\n", val); } static void meson_mmc_request_done(struct mmc_host *mmc,