From patchwork Wed Feb 28 17:49:01 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 130029 Delivered-To: patch@linaro.org Received: by 10.80.172.228 with SMTP id x91csp1822902edc; Wed, 28 Feb 2018 09:54:30 -0800 (PST) X-Google-Smtp-Source: AH8x226jc4cT/QWc6XBHemS8nsQvy8aBz+rLq7dSEQ2tbRzu/ySwCkru3u0kbmKqqumoAh3qKrPP X-Received: by 2002:a17:902:b613:: with SMTP id b19-v6mr18596448pls.173.1519840470008; Wed, 28 Feb 2018 09:54:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519840469; cv=none; d=google.com; s=arc-20160816; b=iMAsEqm2JAuFPGavkZS16tVgBXHIUC70R8Vw6hr2qrk1Ukd//nccjt++k2Gw7WZ/AD YZdMXO2+wDFXc1V45k555WbDGCLI3KokztkM5cNUSF74rYaqbu3YBGHminq/3k2sL5mL TJoTq0vvS04CLU5cRz53EQ7heF7YPEzwrafd+F8sD1FxR3R0dFEasyHcptwLy3OU9ucU PQJav8V2baDQ5o1ISduBv9KEZg5tv2ozoLkwUuoH4c7yc8iIBJTZnfjF+qkHFSyivJtr HxAGb5f6c9Iw4N9cQZ3MBZdfBeSCwSJ8+34n3RvqAdno61Mxjr+BVfGiC/oEboiRqsTt p6+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=uAx1vA24Mq41TzpmYpXGvaJ+GYIPjxEfE3ErymFJ74M=; b=NkgaLcRVyJ7lwyxXHNCEia5d2EP150K/GV0JDLt5psv+cbWcNt8vnPjHoTVygBklmM 6q0ctGXEz+lBJpXEHVKwXwWUiB1A1WFjfFdG3/EPSEYbvVB4JIlQmvh/nkz6vgAURNCc AYgytZ9JINfary5TfEQeg3ot1GdSQQenEYn5YSvT6R57O2yaZBs7RIFMhJlXTfbRXIwG JCxlj/j8vhUlr//dWS9ZdmjCJM3D+3ts70mEWWmBA1YTDPHyP3Pn5tHIJMuaa2CxWSG3 Lfomep/CFn/9+Edw8+eMptMuiC3aG15tA5KcqoQakb11qmByvUa0Xh36r6yGePdgtbDy 1aCQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UpZNrDEe; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u86si1565648pfa.69.2018.02.28.09.54.29; Wed, 28 Feb 2018 09:54:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UpZNrDEe; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934597AbeB1Ry1 (ORCPT + 28 others); Wed, 28 Feb 2018 12:54:27 -0500 Received: from mail-pl0-f67.google.com ([209.85.160.67]:34347 "EHLO mail-pl0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934371AbeB1Rv2 (ORCPT ); Wed, 28 Feb 2018 12:51:28 -0500 Received: by mail-pl0-f67.google.com with SMTP id u13-v6so1958198plq.1 for ; Wed, 28 Feb 2018 09:51:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=uAx1vA24Mq41TzpmYpXGvaJ+GYIPjxEfE3ErymFJ74M=; b=UpZNrDEepveIelZZbyF/8CtDhqCR49nNL/DTkGH6aHOozfJq3R35RDnqkSeSSMx49/ SQATooY0Ib40t8A8D/o8sJ8m9b1jlwomi2WxGmg3HXMOL+qkzOoqZHmCDpoA78G2ekg6 lZcTUMZvt1GKHXCf7jQhkoUkV3U2miYDnKXeY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=uAx1vA24Mq41TzpmYpXGvaJ+GYIPjxEfE3ErymFJ74M=; b=neWlUzL8l2qpoQHHobqatVgOSyPlrj1ZTTipSvRlc3UEHtw7I1nCtftLzADiAjWbFL 7ioG8NEUOy2da3KQmRO5swY4J25YdHxuRPjkYQNE84Pa77n6AfXk2tkUS/HW5NFzClYp REXluinCEsXOeq7vxFfuKel008Bvp1NGdfvMIQalsSuIIv8eqAsy5bYFbclhP8QrcdV+ MO8U9SjdYqRu2AJoz4w6BVkcb6gzSzSbY4DTSPCE2QaZcLzZfXBrSuylfCjSn0/W/yW0 AMsQd8dkCGdjU4YMCKtuOh4y1SJ7WUEpogv8D0giugCQKHGUstIdXuY2ByA1NviP1s8c AM0w== X-Gm-Message-State: APf1xPDNB+VpZjpBuPihVjpO6LDJyjZopPTN+YRRmd8WBpGSEyuS4h9z dF7vXt/dzndhyVTZV6/yHreH X-Received: by 2002:a17:902:8f97:: with SMTP id z23-v6mr18889864plo.162.1519840288249; Wed, 28 Feb 2018 09:51:28 -0800 (PST) Received: from localhost.localdomain ([2405:204:7380:867e:a4dd:d27b:1244:f453]) by smtp.gmail.com with ESMTPSA id q24sm3741615pgn.74.2018.02.28.09.51.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 28 Feb 2018 09:51:27 -0800 (PST) From: Manivannan Sadhasivam To: linus.walleij@linaro.org, robh+dt@kernel.org, afaerber@suse.de Cc: liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, Manivannan Sadhasivam Subject: [PATCH 05/10] dt-bindings: gpio: Add gpio nodes for Actions S900 SoC Date: Wed, 28 Feb 2018 23:19:01 +0530 Message-Id: <20180228174906.22721-6-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180228174906.22721-1-manivannan.sadhasivam@linaro.org> References: <20180228174906.22721-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add gpio nodes for Actions Semi S900 SoC. Signed-off-by: Manivannan Sadhasivam --- .../devicetree/bindings/gpio/actions,owl-gpio.txt | 95 ++++++++++++++++++++++ 1 file changed, 95 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpio/actions,owl-gpio.txt -- 2.14.1 diff --git a/Documentation/devicetree/bindings/gpio/actions,owl-gpio.txt b/Documentation/devicetree/bindings/gpio/actions,owl-gpio.txt new file mode 100644 index 000000000000..d2939ca6cfaf --- /dev/null +++ b/Documentation/devicetree/bindings/gpio/actions,owl-gpio.txt @@ -0,0 +1,95 @@ +* Actions Semi OWL GPIO controller bindings + +The GPIOs are organized as individual banks/ports with variable number +of GPIOs. Each bank is represented as an individual GPIO controller. + +Required properties: +- compatible : Should be "actions,s900-gpio" +- reg : Address and range of the GPIO controller registers. +- gpio-controller : Marks the device node as a GPIO controller. +- #gpio-cells : Should be <2>. The first cell is the gpio number + and the second cell is used to specify optional + parameters. +- interrupt-controller : Marks the device node as an interrupt controller. +- #interrupt-cells : Specifies the number of cells needed to encode an + interrupt. Shall be set to 2. The first cell + defines the interrupt number, the second encodes + the trigger flags described in + bindings/interrupt-controller/interrupts.txt + +Optional properties: +- gpio-ranges : Mapping between GPIO and pinctrl + +Note: Each GPIO port should have an alias correctly numbered in "aliases" +node. + +Examples: + +aliases { + gpio0 = &gpioa; + gpio1 = &gpiob; + gpio2 = &gpioc; + gpio3 = &gpiod; + gpio4 = &gpioe; + gpio5 = &gpiof; +}; + + gpioa: gpioa@e01b0000 { + compatible = "actions,s900-gpio"; + reg = <0x0 0xe01b0000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pinctrl 0 0 32>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpiob: gpiob@e01b0000 { + compatible = "actions,s900-gpio"; + reg = <0x0 0xe01b0000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pinctrl 0 32 32>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpioc: gpioc@e01b0000 { + compatible = "actions,s900-gpio"; + reg = <0x0 0xe01b0000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pinctrl 0 64 12>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpiod: gpiod@e01b0000 { + compatible = "actions,s900-gpio"; + reg = <0x0 0xe01b0000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pinctrl 0 76 30>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpioe: gpioe@e01b0000 { + compatible = "actions,s900-gpio"; + reg = <0x0 0xe01b0000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pinctrl 0 106 32>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpiof: gpiof@e01b0000 { + compatible = "actions,s900-gpio"; + reg = <0x0 0xe01b0000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pinctrl 0 138 8>; + interrupt-controller; + #interrupt-cells = <2>; + };