From patchwork Fri Apr 27 12:08:52 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 134600 Delivered-To: patch@linaro.org Received: by 10.46.151.6 with SMTP id r6csp640598lji; Fri, 27 Apr 2018 05:09:30 -0700 (PDT) X-Google-Smtp-Source: AB8JxZoCS6E+hxaNnogF1zl8X9Vjx65rIXhuaotthC0Hgw7LQwUT4+LfA++nud4vgbEcr0gRiD4f X-Received: by 2002:a17:902:6ac7:: with SMTP id i7-v6mr2050808plt.374.1524830970698; Fri, 27 Apr 2018 05:09:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524830970; cv=none; d=google.com; s=arc-20160816; b=sNBvn3R4HNn5z+6bOWxsIXogWJxQSRrjl5fdnAD202Fg5Q8Btq3ht/yv7pg8iH7iNL +nTAsPdHRpd3D2/ow3QGqq2yv+Az9wxWD/v15zw7K+IhlNNoseJLqOmKs+SN5VLr5ABm Z1V/KC5vVYhJ697yUhxVrEi4SA8nJDacL9Nx8pUVOv5jLK99AnHkm3juggOGKLqAgXzI Wu55WWpgWCxzYWMtJY+NhDcl4+yp+7h+vqvJPcy2/W1k3BB0ASOlhVALmo54C5iCjQq0 4xR+/Rm4mf9WwBBB5nrCLPk8W9U4olqyZpd5Tsbo6/9bV5OpHMn8YtvFmtW6gxMruQNT J/mQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=cUu/5XlKwB47AxJtOP+/fHHt5AHDQOQRfyNBsjsJVYM=; b=iLmlLw2xJKTCXyFQ/tANQU6+SuoSd4AVw87MZeWSkjTos07etESLU7KN/fhFKKot+f iPNapq4EZsOEaTn9riVtnMbiGIhLE99OfdkeSiqZ+jzuAdAtWwXmTSCBFx1vst/6Cl+G PuZ2JnRORC1Y+I3nTtXvc2q6EKW6xCYIb+QUi+TET+IwlWMJxMAC5czQUC5VKx5yhT9Y XHXKn9XkhFx4aH5ZmuSZUiQldM35ZVtkEqBJxQVgVTOwnhT07Voh2H0GWPQbm5n5hwp+ E0tm/A+4PMfOQw4HJCQEm6+sfB23Pa2hPhYVzajZNmnGupxpPSdv31Spz7YOpLpWo3C4 O/XQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=HFzsaohx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g8-v6si1117149plt.254.2018.04.27.05.09.30; Fri, 27 Apr 2018 05:09:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=HFzsaohx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757142AbeD0MJ1 (ORCPT + 29 others); Fri, 27 Apr 2018 08:09:27 -0400 Received: from lelnx193.ext.ti.com ([198.47.27.77]:49426 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757820AbeD0MJX (ORCPT ); Fri, 27 Apr 2018 08:09:23 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id w3RC9ITp029158; Fri, 27 Apr 2018 07:09:18 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1524830958; bh=LKDI7DeKcIaKXL2K4YwBpse7DuwKsNFwXO69jsOg8v0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=HFzsaohxs54FyrXXBB9xhJwtYOqU7VjP0X6QTA+OyyU2hG5XkxCwTfvMVfFZYeohE oimADIAPnvkHZeGu8m8bpIV42KuWJJLPj9pwuYitjxwItRCNzM2kAYyHKHpHUXwSdY DAbyoSKqUwubiZ2o2+WSJe9cTH+ArxlF8jDjZAgk= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3RC9Hwt017214; Fri, 27 Apr 2018 07:09:17 -0500 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Fri, 27 Apr 2018 07:09:17 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Fri, 27 Apr 2018 07:09:17 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3RC9AjJ006789; Fri, 27 Apr 2018 07:09:14 -0500 From: Kishon Vijay Abraham I To: Tony Lindgren CC: Jonathan Corbet , =?utf-8?q?Beno=C3=AEt_Cousson?= , Rob Herring , Mark Rutland , , , , , Subject: [PATCH v4 01/14] ARM: dts: dra72-evm-common: Remove mmc specific pinmux Date: Fri, 27 Apr 2018 17:38:52 +0530 Message-ID: <20180427120905.3665-2-kishon@ti.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180427120905.3665-1-kishon@ti.com> References: <20180427120905.3665-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org mmc specific pinmux is selected from dra72x-mmc-iodelay.dtsi, so remove it from dra72-evm-common.dtsi. Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra72-evm-common.dtsi | 27 ------------------------- 1 file changed, 27 deletions(-) -- 2.17.0 diff --git a/arch/arm/boot/dts/dra72-evm-common.dtsi b/arch/arm/boot/dts/dra72-evm-common.dtsi index e85f560a2f78..8e3b185d864b 100644 --- a/arch/arm/boot/dts/dra72-evm-common.dtsi +++ b/arch/arm/boot/dts/dra72-evm-common.dtsi @@ -174,33 +174,6 @@ }; &dra7_pmx_core { - mmc1_pins_default: mmc1_pins_default { - pinctrl-single,pins = < - DRA7XX_CORE_IOPAD(0x376c, PIN_INPUT | MUX_MODE14) /* mmc1sdcd.gpio219 */ - DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */ - DRA7XX_CORE_IOPAD(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */ - DRA7XX_CORE_IOPAD(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */ - DRA7XX_CORE_IOPAD(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */ - DRA7XX_CORE_IOPAD(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */ - DRA7XX_CORE_IOPAD(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */ - >; - }; - - mmc2_pins_default: mmc2_pins_default { - pinctrl-single,pins = < - DRA7XX_CORE_IOPAD(0x349c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a23.mmc2_clk */ - DRA7XX_CORE_IOPAD(0x34b0, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_cs1.mmc2_cmd */ - DRA7XX_CORE_IOPAD(0x34a0, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a24.mmc2_dat0 */ - DRA7XX_CORE_IOPAD(0x34a4, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a25.mmc2_dat1 */ - DRA7XX_CORE_IOPAD(0x34a8, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a26.mmc2_dat2 */ - DRA7XX_CORE_IOPAD(0x34ac, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a27.mmc2_dat3 */ - DRA7XX_CORE_IOPAD(0x348c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a19.mmc2_dat4 */ - DRA7XX_CORE_IOPAD(0x3490, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a20.mmc2_dat5 */ - DRA7XX_CORE_IOPAD(0x3494, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a21.mmc2_dat6 */ - DRA7XX_CORE_IOPAD(0x3498, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a22.mmc2_dat7 */ - >; - }; - dcan1_pins_default: dcan1_pins_default { pinctrl-single,pins = < DRA7XX_CORE_IOPAD(0x37d0, PIN_OUTPUT_PULLUP | MUX_MODE0) /* dcan1_tx */