From patchwork Fri Oct 5 16:58:16 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 148232 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp688847lji; Fri, 5 Oct 2018 09:59:01 -0700 (PDT) X-Google-Smtp-Source: ACcGV63sQ0y9J483Mmwb6svMdHkfm8GSnodgWKfdMDuPvbOYApgmMwoY4LjkFjlXG0qAk49HzgUD X-Received: by 2002:a63:1752:: with SMTP id 18-v6mr11162218pgx.131.1538758741465; Fri, 05 Oct 2018 09:59:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538758741; cv=none; d=google.com; s=arc-20160816; b=R64cHVKrRFpxEJlH6NT0k+GqpyWOkVNv4BnU/JIVdbBox6OYVdqtru8sGhFxHH5Q8w XcAzBfyg9vHxHJrgWjWu/5lxOZMLqsvHN7pwdn04ypJUeq5g8Nxdvr2wJDIoNC/gQIxa ovgGmaTMBcUD9pYEXItqhKRbbMQ1Jma3SGlOEdycQMh9YMDtR9jeWH7TiNwJ7kSF9S50 LYNvfnVPeoeBd5uXmkRAhnsoAzEA0B7Oj95BPlQYBKJ44OkrFmXFKF24bPgY2xCIIFp1 DOKgr326UoJl9EzHjLiW6VP69eP5nJANEZQZ1AwHVld1RqDTBBO46SxOg+idJ5fFgo77 zuug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=l099Y6jzpfQyO/xPjIXxsAls6PjdHyNSgIgLlrCYeSY=; b=yRRCe1UbUZq2N+Pe8cHNf/tvdIib8bN81PqALzJ/1nCE0+k8Pda4tZp0hKl9KQI1NQ drsXziLpvAY3I2J8me5vO9mxE2sQ6gtzGgSC4+vIAtzMYjqSGTUm2yliCsPasXnAFHRK EsTuIUY/03QAY5pYifEd1ef1DLVyZTEJp91Jf0dGXn+4f5gDRhjUkAmDLeINFEImLXqf ONf6yQEje/9YU7Ru8xcIo3bgWNZWPkBZNaBIstlfTPxMjmmokQhxrMGozj8/zFEFM+ND y2laCnRd4+bcWlD8kiJXuG9bezkoBvQFrazwBKjrLcudaS83b5Ewz4ZmIjk3Sn+OHxhO 7PyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d12-v6si8451114pga.81.2018.10.05.09.59.01; Fri, 05 Oct 2018 09:59:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728967AbeJEX6c (ORCPT + 32 others); Fri, 5 Oct 2018 19:58:32 -0400 Received: from mail-ot1-f65.google.com ([209.85.210.65]:38546 "EHLO mail-ot1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728826AbeJEX6a (ORCPT ); Fri, 5 Oct 2018 19:58:30 -0400 Received: by mail-ot1-f65.google.com with SMTP id l1so28775otj.5; Fri, 05 Oct 2018 09:58:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=l099Y6jzpfQyO/xPjIXxsAls6PjdHyNSgIgLlrCYeSY=; b=M7z/0A5OGzgRhjudBQ2NtcDDDwA1uH3sIRcpNGIYJVrzmnDxnr45QShIkFH4U1meBG IHDPvChb+HRfDdZ+2KMOkHk413lQTjXBA/OuVnDYOaobpBlXjUhA5oL9Pw1D2CgSYLrr ldKr73SRH+KjD4TCdN88r+2+7Sdewg0rA9W57o3aWSmlXWenULCbn6Xjyxo+p0BmxatE eK/FGAdxBXQKvbSWK297WPRLDhPeiJkqPp+y8EDtAxLwv0iKXThBzyWB5Ny0sLe1hRu7 kWVWvW5iNHUf6obJngLwXeULnTNvAmxX8eMWlv7qx+ZaaZOE+3hd8r2VGkfWzm3xMuZ7 92Ag== X-Gm-Message-State: ABuFfohQrVYtnFpNfk/1a88Y6tJ6t/hW38Nn5pwYwjUiZmaZdNJAdh9t saowdjg9MTGhb9B+4S2PqD0UM9lqxw== X-Received: by 2002:a9d:654a:: with SMTP id q10-v6mr3358223otl.256.1538758735840; Fri, 05 Oct 2018 09:58:55 -0700 (PDT) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id u63-v6sm2904328ota.75.2018.10.05.09.58.54 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 05 Oct 2018 09:58:55 -0700 (PDT) From: Rob Herring To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org Cc: Grant Likely , Kumar Gala , Frank Rowand , Mark Rutland , Linus Walleij , Olof Johansson , Arnd Bergmann , Mark Brown , Tom Rini , Pantelis Antoniou , Geert Uytterhoeven , Jonathan Cameron , Bjorn Andersson , Shawn Guo Subject: [PATCH 04/36] dt-bindings: arm: fsl: Move DCFG and SCFG bindings to their own docs Date: Fri, 5 Oct 2018 11:58:16 -0500 Message-Id: <20181005165848.3474-5-robh@kernel.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181005165848.3474-1-robh@kernel.org> References: <20181005165848.3474-1-robh@kernel.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In preparation to convert board-level bindings to json-schema, move various misc SoC bindings out to their own file. Cc: Shawn Guo Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../arm/freescale/fsl,layerscape-dcfg.txt | 19 +++++++++ .../arm/freescale/fsl,layerscape-scfg.txt | 19 +++++++++ Documentation/devicetree/bindings/arm/fsl.txt | 39 ------------------- 3 files changed, 38 insertions(+), 39 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt create mode 100644 Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt -- 2.17.1 diff --git a/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt new file mode 100644 index 000000000000..b5cb374dc47d --- /dev/null +++ b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt @@ -0,0 +1,19 @@ +Freescale DCFG + +DCFG is the device configuration unit, that provides general purpose +configuration and status for the device. Such as setting the secondary +core start address and release the secondary core from holdoff and startup. + +Required properties: + - compatible: Should contain a chip-specific compatible string, + Chip-specific strings are of the form "fsl,-dcfg", + The following s are known to be supported: + ls1012a, ls1021a, ls1043a, ls1046a, ls2080a. + + - reg : should contain base address and length of DCFG memory-mapped registers + +Example: + dcfg: dcfg@1ee0000 { + compatible = "fsl,ls1021a-dcfg"; + reg = <0x0 0x1ee0000 0x0 0x10000>; + }; diff --git a/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt new file mode 100644 index 000000000000..0ab67b0b216d --- /dev/null +++ b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt @@ -0,0 +1,19 @@ +Freescale SCFG + +SCFG is the supplemental configuration unit, that provides SoC specific +configuration and status registers for the chip. Such as getting PEX port +status. + +Required properties: + - compatible: Should contain a chip-specific compatible string, + Chip-specific strings are of the form "fsl,-scfg", + The following s are known to be supported: + ls1012a, ls1021a, ls1043a, ls1046a, ls2080a. + + - reg: should contain base address and length of SCFG memory-mapped registers + +Example: + scfg: scfg@1570000 { + compatible = "fsl,ls1021a-scfg"; + reg = <0x0 0x1570000 0x0 0x10000>; + }; diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt index 8a1baa2b9723..1e775aaa5c5b 100644 --- a/Documentation/devicetree/bindings/arm/fsl.txt +++ b/Documentation/devicetree/bindings/arm/fsl.txt @@ -101,45 +101,6 @@ Freescale LS1021A Platform Device Tree Bindings Required root node compatible properties: - compatible = "fsl,ls1021a"; -Freescale SoC-specific Device Tree Bindings -------------------------------------------- - -Freescale SCFG - SCFG is the supplemental configuration unit, that provides SoC specific -configuration and status registers for the chip. Such as getting PEX port -status. - Required properties: - - compatible: Should contain a chip-specific compatible string, - Chip-specific strings are of the form "fsl,-scfg", - The following s are known to be supported: - ls1012a, ls1021a, ls1043a, ls1046a, ls2080a. - - - reg: should contain base address and length of SCFG memory-mapped registers - -Example: - scfg: scfg@1570000 { - compatible = "fsl,ls1021a-scfg"; - reg = <0x0 0x1570000 0x0 0x10000>; - }; - -Freescale DCFG - DCFG is the device configuration unit, that provides general purpose -configuration and status for the device. Such as setting the secondary -core start address and release the secondary core from holdoff and startup. - Required properties: - - compatible: Should contain a chip-specific compatible string, - Chip-specific strings are of the form "fsl,-dcfg", - The following s are known to be supported: - ls1012a, ls1021a, ls1043a, ls1046a, ls2080a. - - - reg : should contain base address and length of DCFG memory-mapped registers - -Example: - dcfg: dcfg@1ee0000 { - compatible = "fsl,ls1021a-dcfg"; - reg = <0x0 0x1ee0000 0x0 0x10000>; - }; - Freescale ARMv8 based Layerscape SoC family Device Tree Bindings ----------------------------------------------------------------