From patchwork Fri Nov 16 15:15:39 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 151347 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp550389ljp; Fri, 16 Nov 2018 07:15:53 -0800 (PST) X-Google-Smtp-Source: AJdET5eoUYqWzSyjPz3gwy/Lx+jOC9Qay6xorb0o2PvZJZtizxJmU6zK23AoC2/7pz4PVFlDAqVg X-Received: by 2002:a62:2e84:: with SMTP id u126-v6mr2556508pfu.154.1542381352949; Fri, 16 Nov 2018 07:15:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542381352; cv=none; d=google.com; s=arc-20160816; b=spw9bK0+6KkHYYOzlns3Xz0Oia/9GFCxbA3/fEs2mtoQXJ8T+OnfOiWYd2biccdKtx S1FyE8LEbYta/fPPowp94cEcfUqqIisxga1X7efJNDyPHGGSVubFO6z7TGaLpMV+3y19 QDzsojNTZE4MGvGxLohEWumZ/2dGRklrNtWM9i0AH/290Xhbt/XlBQOOB5JlQOzm3PtW mvlJIPZRw0+COcoRL95f1g+ZzxmlG8E8Vv6OQ9TedfFWD+WffeLB7MBzprViJICEaIw9 wgervrRHt7nGob/FFNn8Brf3ZcvLqhSf05XX0vXXpn3argrSBKy7VjwiTAezi51IX5e8 WPKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=WGqbRDQ00fs2MAk+dpktftKV9zQXJVTPF0FPoIRRFsQ=; b=EtX63bnTsp7ek4MSaPvXw6MJ/9Cj2PXE3XUN+94Y+V3uFFMxVF5Eaky+vdQu5B1/9x oEkRdTgYoUWL58+F0cCNoHaJqK+8gOMtxU3DydBpbCXcnBlKBrv8e8s6inOWJrB5n92C EiGe/SqYSFKHCz/wk3P5xkr22ceJlccVSlyW2rPDS/Yo3tkq0kR8kHu/Dz0XsCvG2Pit hyBOLDerSmi1G7DEvIfRfqe69hQYtaJoVjys4N6PQmfiaNwzV28bU0qjRBXKDfovgMFg k+ObBh8H2aljEZSA4weENMoSDFzDXtrJMvA5I36Sg5ElZthiKHzc2baBLsrtoajCS8eD 6StQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="r+mS89L/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d13si21055099pgh.196.2018.11.16.07.15.52; Fri, 16 Nov 2018 07:15:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="r+mS89L/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390069AbeKQB2h (ORCPT + 32 others); Fri, 16 Nov 2018 20:28:37 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:53261 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390014AbeKQB2g (ORCPT ); Fri, 16 Nov 2018 20:28:36 -0500 Received: by mail-wm1-f66.google.com with SMTP id f10-v6so22380590wme.3 for ; Fri, 16 Nov 2018 07:15:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=WGqbRDQ00fs2MAk+dpktftKV9zQXJVTPF0FPoIRRFsQ=; b=r+mS89L/JkWCFojvc4f1BsgMRaac0pqc6kYYQgUzKbNCNSX0o99RIkk8N62j9gB4HJ y2CI5VnbohV5CwBplO4MrdgfsSYutkp7sCj4WXep15iIDpNeGV7YZAH3o0lnYevgFpex ggX0sx6AsAVaQK9+D7hk6lx3bmGTKxODfh69LanWk52xxneHsbWottvGSg0WeFwa2WjO rFx54r2+2LEEWhyulkAuztoMEbI1H89Y0Wo4idbEu0nKB2LDgtOIF8IDodXeGBT/WZtQ 7ebW14TLb55dAogZ/PsGw9daYxxZTc92AkJ1XmYC4ym1RO1Rl6md4GXxTNTvkej2DnXR 6B/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=WGqbRDQ00fs2MAk+dpktftKV9zQXJVTPF0FPoIRRFsQ=; b=tN914foATUzl3TT5DvIZe3Bw9C7QzXkO/BJ1q5ReO1pXfLyT7GLVq+R/mWHy7PJ2eJ kqGMD3LQ+3DN0sNvXxt0ltetumH6+k8uZB9k5IMftF7IpQygOUW2XQHaK0+YcOvAxV92 SiS/ZSv0uKutzL6kyyK2KNuc+1nIQIh6lrvcdqH1MyQrXIfitD9b/mxRjKRTBh/RTMBS 3Jx14OBSGv4bKG1V6L8eaItS2t3sMMym4d2WUQjBzl989Jz3jXqXGvr/5JXi7mJH2Hpo o8eI3TRY4s3GZzGXYw8eTvPGvqkW/6EHQhCYRUTdwfvWpasDwwueKog0njhLghiyet3z godw== X-Gm-Message-State: AGRZ1gLIRomMSuua9ayqpKtCFJbZSkXD6Wn8y+ZIuT1BVzQSUZOv3ah/ iSCyY2tktREQttRKV5toNSv7EQ== X-Received: by 2002:a1c:1d85:: with SMTP id d127mr9127551wmd.103.1542381347358; Fri, 16 Nov 2018 07:15:47 -0800 (PST) Received: from boomer.lan (cag06-3-82-243-161-21.fbx.proxad.net. [82.243.161.21]) by smtp.googlemail.com with ESMTPSA id h125-v6sm13937816wmf.48.2018.11.16.07.15.46 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 16 Nov 2018 07:15:46 -0800 (PST) From: Jerome Brunet To: Kevin Hilman , Carlo Caione , Neil Armstrong Cc: linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Jerome Brunet Subject: [PATCH RESEND v2 2/2] arm64: dts: meson: add libretech aml-s805x-ac board Date: Fri, 16 Nov 2018 16:15:39 +0100 Message-Id: <20181116151539.18501-3-jbrunet@baylibre.com> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181116151539.18501-1-jbrunet@baylibre.com> References: <20181116151539.18501-1-jbrunet@baylibre.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Neil Armstrong Add Libretech aml-s805x-ac board (aka 'La Frite') support Signed-off-by: Neil Armstrong Signed-off-by: Jerome Brunet --- arch/arm64/boot/dts/amlogic/Makefile | 1 + .../amlogic/meson-gxl-s805x-libretech-ac.dts | 248 ++++++++++++++++++ 2 files changed, 249 insertions(+) create mode 100644 arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts -- 2.19.1 diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile index c31f29d660de..bc41629c5df4 100644 --- a/arch/arm64/boot/dts/amlogic/Makefile +++ b/arch/arm64/boot/dts/amlogic/Makefile @@ -11,6 +11,7 @@ dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-vega-s95-meta.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-vega-s95-telos.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-wetek-hub.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-wetek-play2.dtb +dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s805x-libretech-ac.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905x-hwacom-amazetv.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905x-khadas-vim.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905x-libretech-cc.dtb diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts b/arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts new file mode 100644 index 000000000000..82b1c4851147 --- /dev/null +++ b/arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts @@ -0,0 +1,248 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 BayLibre, SAS. + * Author: Neil Armstrong + * Author: Jerome Brunet + */ + +/dts-v1/; + +#include + +#include "meson-gxl-s905x.dtsi" + +/ { + compatible = "libretech,aml-s805x-ac", "amlogic,s805x", + "amlogic,meson-gxl"; + model = "Libre Computer Board AML-S805X-AC"; + + aliases { + serial0 = &uart_AO; + ethernet0 = ðmac; + spi0 = &spifc; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + cvbs-connector { + /* + * The pads are present but no connector is soldered on + * 2J2, so keep this off by default. + */ + status = "disabled"; + compatible = "composite-video-connector"; + + port { + cvbs_connector_in: endpoint { + remote-endpoint = <&cvbs_vdac_out>; + }; + }; + }; + + dc_5v: regulator-dc_5v { + compatible = "regulator-fixed"; + regulator-name = "DC_5V"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; + + emmc_pwrseq: emmc-pwrseq { + compatible = "mmc-pwrseq-emmc"; + reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>; + }; + + hdmi-connector { + compatible = "hdmi-connector"; + type = "a"; + + port { + hdmi_connector_in: endpoint { + remote-endpoint = <&hdmi_tx_tmds_out>; + }; + }; + }; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x0 0x0 0x20000000>; + }; + + vcck: regulator-vcck { + compatible = "regulator-fixed"; + regulator-name = "VCCK"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&dc_5v>; + + /* + * This is controlled by GPIOAO_9 we reserve this but + * claiming it as done below reset the board anyway + * Need to investigate this + * + * gpio = <&gpio_ao GPIOAO_9 GPIO_ACTIVE_HIGH>; + * enable-active-high; + */ + regulator-always-on; + }; + + vcc_3v3: regulator-vcc_3v3 { + compatible = "regulator-fixed"; + regulator-name = "VCC_3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&dc_5v>; + regulator-always-on; + }; + + vddio_boot: regulator-vddio_boot { + compatible = "regulator-fixed"; + regulator-name = "VDDIO_BOOT"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + vin-supply = <&vcc_3v3>; + regulator-always-on; + }; +}; + +&cec_AO { + status = "okay"; + pinctrl-0 = <&ao_cec_pins>; + pinctrl-names = "default"; + hdmi-phandle = <&hdmi_tx>; +}; + +&cvbs_vdac_port { + cvbs_vdac_out: endpoint { + remote-endpoint = <&cvbs_connector_in>; + }; +}; + +ðmac { + status = "okay"; +}; + +&internal_phy { + pinctrl-0 = <ð_link_led_pins>, <ð_act_led_pins>; + pinctrl-names = "default"; +}; + +&ir { + status = "okay"; + pinctrl-0 = <&remote_input_ao_pins>; + pinctrl-names = "default"; +}; + +&hdmi_tx { + status = "okay"; + pinctrl-0 = <&hdmi_hpd_pins>, <&hdmi_i2c_pins>; + pinctrl-names = "default"; +}; + +&hdmi_tx_tmds_port { + hdmi_tx_tmds_out: endpoint { + remote-endpoint = <&hdmi_connector_in>; + }; +}; + +&gpio_ao { + gpio-line-names = "UART TX", + "UART RX", + "7J1 Header Pin31", + "", "", "", "", + "IR In", + "HDMI CEC", + "5V VCCK Regulator", + /* GPIO_TEST_N */ + ""; +}; + +&gpio { + gpio-line-names = /* Bank GPIOZ */ + "", "", "", "", "", "", "", + "", "", "", "", "", "", "", + "Eth Link LED", "Eth Activity LED", + /* Bank GPIOH */ + "HDMI HPD", "HDMI SDA", "HDMI SCL", + "", "7J1 Header Pin13", + "7J1 Header Pin15", + "7J1 Header Pin7", + "7J1 Header Pin12", + "7J1 Header Pin16", + "7J1 Header Pin18", + /* Bank BOOT */ + "eMMC D0", "eMMC D1", "eMMC D2", "eMMC D3", + "eMMC D4", "eMMC D5", "eMMC D6", "eMMC D7", + "eMMC Clk", "eMMC Reset", "eMMC CMD", + "SPI NOR MOSI", "SPI NOR MISO", "SPI NOR Clk", + "", "SPI NOR Chip Select", + /* Bank CARD */ + "", "", "", "", "", "", "", + /* Bank GPIODV */ + "", "", "", "", "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", "", "", "", "", + "7J1 Header Pin27", "7J1 Header Pin28", "", + "7J1 Header Pin29", + "VCCK Regulator", "VDDEE Regulator", + /* Bank GPIOX */ + "7J1 Header Pin22", "7J1 Header Pin26", + "7J1 Header Pin36", "7J1 Header Pin38", + "7J1 Header Pin40", "7J1 Header Pin37", + "7J1 Header Pin33", "7J1 Header Pin35", + "7J1 Header Pin19", "7J1 Header Pin21", + "7J1 Header Pin24", "7J1 Header Pin23", + "7J1 Header Pin8", "7J1 Header Pin10", + "", "", "7J1 Header Pin32", "", "", + /* Bank GPIOCLK */ + "", ""; +}; + +&saradc { + status = "okay"; + vref-supply = <&vddio_boot>; +}; + +/* eMMC */ +&sd_emmc_c { + status = "okay"; + pinctrl-0 = <&emmc_pins>; + pinctrl-1 = <&emmc_clk_gate_pins>; + pinctrl-names = "default", "clk-gate"; + + bus-width = <8>; + cap-mmc-highspeed; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + max-frequency = <200000000>; + disable-wp; + + mmc-pwrseq = <&emmc_pwrseq>; + vmmc-supply = <&vcc_3v3>; + vqmmc-supply = <&vddio_boot>; +}; + +&spifc { + status = "okay"; + pinctrl-0 = <&nor_pins>; + pinctrl-names = "default"; + + w25q32: spi-flash@0 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <3000000>; + }; +}; + +&uart_AO { + status = "okay"; + pinctrl-0 = <&uart_ao_a_pins>; + pinctrl-names = "default"; +}; + +&usb0 { + status = "okay"; +};