From patchwork Tue Jan 22 18:11:40 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 156307 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp7882992jaa; Tue, 22 Jan 2019 10:11:58 -0800 (PST) X-Google-Smtp-Source: ALg8bN4EM7K7mZbh7z/YTIaXBpIaBPapLJqi/JaJxyySi3P7Aq0WQ/4/oGovTjRcRtv5k3e8S1X7 X-Received: by 2002:a63:cd11:: with SMTP id i17mr21536090pgg.345.1548180718755; Tue, 22 Jan 2019 10:11:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548180718; cv=none; d=google.com; s=arc-20160816; b=BfYVjItnZJW+mmw035UJr0YrPTWPzfRlA8LUPtYTM9+iUnlll2Xmdcnki2XQWjmbw1 3ETslGNCcW5Gb56XCWHweooAkKIfxdeowegviU401ksB4Cmvn0yBOcALLbExil7zk9H4 k0QBKG0Xjoc9pT/LupDHQWZhi5ex6yh9DULOGSsfU4bnk6zeOCtVQ0REwjPCI6JGGyF0 v23ozDMDjxI5G1MQG1zhp1nOABTyyKouoY2OVwE4SV0o7TiByoiVv0SGOTVjOjlUg0CH 2eI5SpjpOZ9/gR6Kwhft20oIODcVkDfkDqeu1srqNsv1yqAS1hsULoi92BruDSr+eZov 0bOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=WD+b5Mm6yeuI88aSA3mrYBwAA3DBi7In9eqFESn15DU=; b=TtxIbDQ1uE7qUZaafhuQQkhJDByuy41sDa8SqHIzCuZd8XKFcgz7kAYhJgX3/Lg58L /GKrQXWLqWJLIs/IGiN1xRMFcuV/SKnR7D7hFI2lBZXR3xeQJP0BpguX0nz4c8MOL2E5 dRKNKXc+hxg/xLGDE8+QJH9oRGZArylBrbQqvlhY+Xy4WbuGL/53wbz7qs8c1kdVB8oP 76lQO5kBdna98Kvmky2b5Ex6wpwMilsLD3uu2Zi6AdH46FDtyFQHasoeLonKBmlC14zU pvRSbXQCF8TjGP4Sz0ROPECt+/yhgADDhdPWbUDNsmIvHJA6s9e/CJSZ7TFnzUBJkeOk 94nA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=elnxxuCb; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 86si18230233pfl.46.2019.01.22.10.11.58; Tue, 22 Jan 2019 10:11:58 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=elnxxuCb; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726823AbfAVSL4 (ORCPT + 27 others); Tue, 22 Jan 2019 13:11:56 -0500 Received: from mail-pl1-f193.google.com ([209.85.214.193]:33906 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726451AbfAVSLx (ORCPT ); Tue, 22 Jan 2019 13:11:53 -0500 Received: by mail-pl1-f193.google.com with SMTP id w4so11870440plz.1 for ; Tue, 22 Jan 2019 10:11:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=WD+b5Mm6yeuI88aSA3mrYBwAA3DBi7In9eqFESn15DU=; b=elnxxuCbq/YgY5Pr7eGe+AErOidyhvDqdlc5GkuWmcB1CVlDqEFQbKy3JKEtULu/as SH+9ZDtO9o9BFmiTBDcf7DH0ns1iv/tFr41XodKSsRPrlZDvA363X6H0nOQXHXuod64/ z19O662nB+dPd0mylCy+JlcXvcXf6rSHvLe9Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=WD+b5Mm6yeuI88aSA3mrYBwAA3DBi7In9eqFESn15DU=; b=HOiqJs/djQfwpu+n4SgMBjcH2w+NJEyNhq+q6XM8YfWIo0+7RFH89hpA2wSMgB1ckr E2KSXznVLpJAt92UhAoqXGHqzAm2yDLLoWgzPWn0ignhqr+ZI73qROFl+9MieqmETAmf 1SCcn7n+cbEoUE9Jt+0LfhfjEJVptvjKbBiIgsq1cNCXJwZwMN9InqV66OHDKywabKzR fKaTEP81iuQgvLNpmInAZP5j7CunGHtwT/7aAbIWqkpuQbvaQp4q4z7Thf3vxfkH96CT DAgmaNI6BvaJqN9iPQTSzUtwtTh3gcQPrNCAAMSA/K9itHIqRRcJ1WwePS3SOIuk2VCT vRtg== X-Gm-Message-State: AJcUukf22hjOlWLBOBbjMFBFkKMKzUY1fehvis6ECfJLw0FENo5g00ZQ evKuAAVDyNsusMJDllqzQw9PwQ== X-Received: by 2002:a17:902:7296:: with SMTP id d22mr35979711pll.265.1548180712415; Tue, 22 Jan 2019 10:11:52 -0800 (PST) Received: from xps15.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id a18sm23489919pgj.30.2019.01.22.10.11.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 22 Jan 2019 10:11:51 -0800 (PST) From: Mathieu Poirier To: acme@kernel.org, peterz@infradead.org Cc: gregkh@linuxfoundation.org, mingo@redhat.com, tglx@linutronix.de, alexander.shishkin@linux.intel.com, schwidefsky@de.ibm.com, heiko.carstens@de.ibm.com, will.deacon@arm.com, mark.rutland@arm.com, jolsa@redhat.com, namhyung@kernel.org, adrian.hunter@intel.com, ast@kernel.org, hpa@zytor.com, linux-s390@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, suzuki.poulose@arm.com Subject: [PATCH v2 3/7] coresight: Use event attributes for sink selection Date: Tue, 22 Jan 2019 11:11:40 -0700 Message-Id: <20190122181144.26645-4-mathieu.poirier@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190122181144.26645-1-mathieu.poirier@linaro.org> References: <20190122181144.26645-1-mathieu.poirier@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch uses the information conveyed by perf_event::attr::config2 to select a sink to use for the session. That way a sink can easily be selected to be used by more than one source, something that isn't currently possible with the sysfs implementation. Signed-off-by: Mathieu Poirier --- .../hwtracing/coresight/coresight-etm-perf.c | 24 ++++++------ drivers/hwtracing/coresight/coresight-priv.h | 1 + drivers/hwtracing/coresight/coresight.c | 39 +++++++++++++++++++ 3 files changed, 52 insertions(+), 12 deletions(-) -- 2.17.1 Reviewed-by: Suzuki K Poulose diff --git a/drivers/hwtracing/coresight/coresight-etm-perf.c b/drivers/hwtracing/coresight/coresight-etm-perf.c index c68a0036532c..ea031eb673b3 100644 --- a/drivers/hwtracing/coresight/coresight-etm-perf.c +++ b/drivers/hwtracing/coresight/coresight-etm-perf.c @@ -31,11 +31,14 @@ static DEFINE_PER_CPU(struct coresight_device *, csdev_src); PMU_FORMAT_ATTR(cycacc, "config:" __stringify(ETM_OPT_CYCACC)); PMU_FORMAT_ATTR(timestamp, "config:" __stringify(ETM_OPT_TS)); PMU_FORMAT_ATTR(retstack, "config:" __stringify(ETM_OPT_RETSTK)); +/* Sink ID - same for all ETMs */ +PMU_FORMAT_ATTR(sinkid, "config2:0-31"); static struct attribute *etm_config_formats_attr[] = { &format_attr_cycacc.attr, &format_attr_timestamp.attr, &format_attr_retstack.attr, + &format_attr_sinkid.attr, NULL, }; @@ -191,6 +194,7 @@ static void etm_free_aux(void *data) static void *etm_setup_aux(struct perf_event *event, void **pages, int nr_pages, bool overwrite) { + u32 id; int cpu = event->cpu; cpumask_t *mask; struct coresight_device *sink; @@ -201,18 +205,14 @@ static void *etm_setup_aux(struct perf_event *event, void **pages, return NULL; INIT_WORK(&event_data->work, free_event_data); - /* - * In theory nothing prevent tracers in a trace session from being - * associated with different sinks, nor having a sink per tracer. But - * until we have HW with this kind of topology we need to assume tracers - * in a trace session are using the same sink. Therefore go through - * the coresight bus and pick the first enabled sink. - * - * When operated from sysFS users are responsible to enable the sink - * while from perf, the perf tools will do it based on the choice made - * on the cmd line. As such the "enable_sink" flag in sysFS is reset. - */ - sink = coresight_get_enabled_sink(true); + /* First get the selected sink from user space. */ + if (event->attr.config2) { + id = (u32)event->attr.config2; + sink = coresight_get_sink_by_id(id); + } else { + sink = coresight_get_enabled_sink(true); + } + if (!sink || !sink_ops(sink)->alloc_buffer) goto err; diff --git a/drivers/hwtracing/coresight/coresight-priv.h b/drivers/hwtracing/coresight/coresight-priv.h index 579f34943bf1..b936c6d7e13f 100644 --- a/drivers/hwtracing/coresight/coresight-priv.h +++ b/drivers/hwtracing/coresight/coresight-priv.h @@ -147,6 +147,7 @@ void coresight_disable_path(struct list_head *path); int coresight_enable_path(struct list_head *path, u32 mode, void *sink_data); struct coresight_device *coresight_get_sink(struct list_head *path); struct coresight_device *coresight_get_enabled_sink(bool reset); +struct coresight_device *coresight_get_sink_by_id(u32 id); struct list_head *coresight_build_path(struct coresight_device *csdev, struct coresight_device *sink); void coresight_release_path(struct list_head *path); diff --git a/drivers/hwtracing/coresight/coresight.c b/drivers/hwtracing/coresight/coresight.c index d7fa90be6f42..c5f2df186a19 100644 --- a/drivers/hwtracing/coresight/coresight.c +++ b/drivers/hwtracing/coresight/coresight.c @@ -11,6 +11,7 @@ #include #include #include +#include #include #include #include @@ -541,6 +542,44 @@ struct coresight_device *coresight_get_enabled_sink(bool deactivate) return dev ? to_coresight_device(dev) : NULL; } +static int coresight_sink_by_id(struct device *dev, void *data) +{ + struct coresight_device *csdev = to_coresight_device(dev); + u32 hash; + + if (csdev->type == CORESIGHT_DEV_TYPE_SINK || + csdev->type == CORESIGHT_DEV_TYPE_LINKSINK) { + /* + * See function etm_perf_sink_name_show() to know where this + * comes from. + */ + hash = hashlen_hash(hashlen_string(NULL, dev_name(dev))); + + if (hash == (*(u32 *)data)) + return 1; + } + + return 0; +} + +/** + * coresight_get_sink_by_id - returns the sink that matches the id + * @id: Id of the sink to match + * + * The name of a sink is unique, whether it is found on the AMBA bus or + * otherwise. As such the hash of that name can easily be used to identify + * a sink. + */ +struct coresight_device *coresight_get_sink_by_id(u32 id) +{ + struct device *dev = NULL; + + dev = bus_find_device(&coresight_bustype, NULL, &id, + coresight_sink_by_id); + + return dev ? to_coresight_device(dev) : NULL; +} + /* * coresight_grab_device - Power up this device and any of the helper * devices connected to it for trace operation. Since the helper devices