From patchwork Thu Jun 13 15:13:19 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Georgi Djakov X-Patchwork-Id: 166682 Delivered-To: patch@linaro.org Received: by 2002:a92:4782:0:0:0:0:0 with SMTP id e2csp884858ilk; Thu, 13 Jun 2019 08:14:06 -0700 (PDT) X-Google-Smtp-Source: APXvYqzMXmUfXg4L6EoPre7VC6o3HiHkKCAPWbF0L/LUoq3wbFlDMSZAbQrmhPnN6rHSU7qQCc3x X-Received: by 2002:a17:90a:62cb:: with SMTP id k11mr5941709pjs.26.1560438846671; Thu, 13 Jun 2019 08:14:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560438846; cv=none; d=google.com; s=arc-20160816; b=J4Cilt5tRx9NHIJ9zAys/uYMpYYW83UFZisMDN5mZHpCmdSBb5RUOo3BHpcD9TbH0M eLVOATn6u1+utRdxO0ThtweBv9MfGdjMTwE2UO4ffKGR8lZroBofz4tbhII4wwcFrMPX +RZTKg4JWwM8I13isUFs4wnqYpxpaiv+ixkj72ZMYORcS0MYn4PN0lbWTNUiegSllGy2 HYPoU/kc1c6fW2LB9RpRWj1/WvZJhrAJJT7kgJVzuk7DlNYuiLEabrqoJSt71RSeXL9f thh178Qld4aPucmbo2FNszPo2vfFsdvY97Rev7IXUzJ1UkBvf0qfzAaCc5WZWsoxRq4P pLsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=bIEZcf0Ho0UOoweei7KFZaJ/8IH+YTouGOqiV8oBRIo=; b=bWDZrOeM9ke/qpNUIRMK7UmNZsYW0CZObh60XllTUni/+lPRPL/UTMPA2J1fCFgw6f 0GzjXsVAh5+hN7oYwutOVsUOjN7bgbryJZAy9D8CGI9fJlETQQ1vCfu/VSet13TORO/X 5kUAsD9iPI46xO8ggW59HNhpIbIuEOtRmMrg1X30AlzeqN6klDv8HvZ9mBSlHnbtkw+y 8wEx+nEK7r+z8Z2/QnuXEkCnQiMPG5gyA+U5W2GXnFuVAquh2olyy/eCe7Q4QmW2wV3U RcVgpdFQwnFddv/XKvrFgm3kqcQIvJz8B58uiJs6pqb2Q+jvf1gGgMfVOSKbFoQn1R79 aBoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="Ui+3fA/b"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g7si77440pgb.109.2019.06.13.08.14.06; Thu, 13 Jun 2019 08:14:06 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="Ui+3fA/b"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388326AbfFMPOF (ORCPT + 25 others); Thu, 13 Jun 2019 11:14:05 -0400 Received: from mail-lf1-f66.google.com ([209.85.167.66]:46209 "EHLO mail-lf1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387837AbfFMPNa (ORCPT ); Thu, 13 Jun 2019 11:13:30 -0400 Received: by mail-lf1-f66.google.com with SMTP id z15so12685689lfh.13 for ; Thu, 13 Jun 2019 08:13:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=bIEZcf0Ho0UOoweei7KFZaJ/8IH+YTouGOqiV8oBRIo=; b=Ui+3fA/bx/UdvFs2gdfrNqdoGx1Q8l8fj8olz2nCtNX32T8KWR7VSrsF4JZfuEhcQj bF0djxhCV0U+Lf+xnbSowZHczPalRNj7+hYu5Jt1ZWfK23Cpi31fEetHKvxDp5MEAOK3 0hOnseYcwyeVo/2HiJZPKlxBb0sCZNogMA4+/fvLTR5cgmHd/qQoR8JP+r4wA1oyTj+s GKe2WTzCE/ASZqLG7L3M0VuYghCn47WXSTJ/Tj8aqkESme5+cOvIE6m2ut0D7Bv5WDTv +odDtPuxab1z9B/XLb9ZxRqFvMCJdYF1bc0pQcfpSx53aebaL5Sa99nQw4gdaP8YQPG/ 58Ng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=bIEZcf0Ho0UOoweei7KFZaJ/8IH+YTouGOqiV8oBRIo=; b=Dl0cgCCSwI63pvAeyHbwHKtDYqXp9yLjCY77PR0te0SFBHpa7p45ZMPwfoGl1bBgBb ZemkoxWJl4MvnFeVEB5kUUuncELnLqlAblOweVp95msXlmeOAN/MxFEU1Md0ckOLA5Py BnDmEfz4/A2mLHMtuU8NTIhpXWWEUhb3J+S3TotVFl1F69zv9ilZN7szbyVrh7DZO61I 6RxlmNtyxN6LBIpSJ0jAkvxnv5vjCYldbv04ozobYCADJ3qYBBc+a+hw2gt5i+sWlQLR cMx6OuXIZuMrZNC2H0BG1To86AzFtKIJ0Ua5BxgxtCKLUIA6/tX4R79RAhZ5/ffawkM+ VFqw== X-Gm-Message-State: APjAAAXB0soHvSElqWMfmiSB/EpRC8QJzbIuZ8RjCdXoPU2x3XSvN56p 9AXiS0ivULpeCVwhC8BDwqxdGA== X-Received: by 2002:ac2:5a5e:: with SMTP id r30mr2607504lfn.12.1560438807948; Thu, 13 Jun 2019 08:13:27 -0700 (PDT) Received: from localhost.localdomain ([212.45.67.2]) by smtp.googlemail.com with ESMTPSA id k4sm42923ljj.41.2019.06.13.08.13.26 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 13 Jun 2019 08:13:27 -0700 (PDT) From: Georgi Djakov To: robh+dt@kernel.org, bjorn.andersson@linaro.org, agross@kernel.org, georgi.djakov@linaro.org Cc: vkoul@kernel.org, evgreen@chromium.org, daidavid1@codeaurora.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH v4 1/5] dt-bindings: interconnect: Add Qualcomm QCS404 DT bindings Date: Thu, 13 Jun 2019 18:13:19 +0300 Message-Id: <20190613151323.10850-2-georgi.djakov@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190613151323.10850-1-georgi.djakov@linaro.org> References: <20190613151323.10850-1-georgi.djakov@linaro.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Qualcomm QCS404 platform has several buses that could be controlled and tuned according to the bandwidth demand. Reviewed-by: Bjorn Andersson Signed-off-by: Georgi Djakov --- v4: - Add the DT header into this patch. - Pick Bjorn's r-b. v3: - Add a reg property and move the interconnect nodes under the "soc" node. v2: - No changes. .../bindings/interconnect/qcom,qcs404.txt | 46 ++++++++++ .../dt-bindings/interconnect/qcom,qcs404.h | 88 +++++++++++++++++++ 2 files changed, 134 insertions(+) create mode 100644 Documentation/devicetree/bindings/interconnect/qcom,qcs404.txt create mode 100644 include/dt-bindings/interconnect/qcom,qcs404.h diff --git a/Documentation/devicetree/bindings/interconnect/qcom,qcs404.txt b/Documentation/devicetree/bindings/interconnect/qcom,qcs404.txt new file mode 100644 index 000000000000..14a827268dda --- /dev/null +++ b/Documentation/devicetree/bindings/interconnect/qcom,qcs404.txt @@ -0,0 +1,46 @@ +Qualcomm QCS404 Network-On-Chip interconnect driver binding +----------------------------------------------------------- + +Required properties : +- compatible : shall contain only one of the following: + "qcom,qcs404-bimc" + "qcom,qcs404-pcnoc" + "qcom,qcs404-snoc" +- #interconnect-cells : should contain 1 + +Optional properties : +reg : specifies the physical base address and size of registers +clocks : list of phandles and specifiers to all interconnect bus clocks +clock-names : clock names should include both "bus_clk" and "bus_a_clk" + +Example: + +soc { + ... + bimc: interconnect@400000 { + reg = <0x00400000 0x80000>; + compatible = "qcom,qcs404-bimc"; + #interconnect-cells = <1>; + clock-names = "bus_clk", "bus_a_clk"; + clocks = <&rpmcc RPM_SMD_BIMC_CLK>, + <&rpmcc RPM_SMD_BIMC_A_CLK>; + }; + + pnoc: interconnect@500000 { + reg = <0x00500000 0x15080>; + compatible = "qcom,qcs404-pcnoc"; + #interconnect-cells = <1>; + clock-names = "bus_clk", "bus_a_clk"; + clocks = <&rpmcc RPM_SMD_PNOC_CLK>, + <&rpmcc RPM_SMD_PNOC_A_CLK>; + }; + + snoc: interconnect@580000 { + reg = <0x00580000 0x23080>; + compatible = "qcom,qcs404-snoc"; + #interconnect-cells = <1>; + clock-names = "bus_clk", "bus_a_clk"; + clocks = <&rpmcc RPM_SMD_SNOC_CLK>, + <&rpmcc RPM_SMD_SNOC_A_CLK>; + }; +}; diff --git a/include/dt-bindings/interconnect/qcom,qcs404.h b/include/dt-bindings/interconnect/qcom,qcs404.h new file mode 100644 index 000000000000..960f6e39c5f2 --- /dev/null +++ b/include/dt-bindings/interconnect/qcom,qcs404.h @@ -0,0 +1,88 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Qualcomm interconnect IDs + * + * Copyright (c) 2019, Linaro Ltd. + * Author: Georgi Djakov + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_QCS404_H +#define __DT_BINDINGS_INTERCONNECT_QCOM_QCS404_H + +#define MASTER_AMPSS_M0 0 +#define MASTER_OXILI 1 +#define MASTER_MDP_PORT0 2 +#define MASTER_SNOC_BIMC_1 3 +#define MASTER_TCU_0 4 +#define SLAVE_EBI_CH0 5 +#define SLAVE_BIMC_SNOC 6 + +#define MASTER_SPDM 0 +#define MASTER_BLSP_1 1 +#define MASTER_BLSP_2 2 +#define MASTER_XI_USB_HS1 3 +#define MASTER_CRYPT0 4 +#define MASTER_SDCC_1 5 +#define MASTER_SDCC_2 6 +#define MASTER_SNOC_PCNOC 7 +#define MASTER_QPIC 8 +#define PCNOC_INT_0 9 +#define PCNOC_INT_2 10 +#define PCNOC_INT_3 11 +#define PCNOC_S_0 12 +#define PCNOC_S_1 13 +#define PCNOC_S_2 14 +#define PCNOC_S_3 15 +#define PCNOC_S_4 16 +#define PCNOC_S_6 17 +#define PCNOC_S_7 18 +#define PCNOC_S_8 19 +#define PCNOC_S_9 20 +#define PCNOC_S_10 21 +#define PCNOC_S_11 22 +#define SLAVE_SPDM 23 +#define SLAVE_PDM 24 +#define SLAVE_PRNG 25 +#define SLAVE_TCSR 26 +#define SLAVE_SNOC_CFG 27 +#define SLAVE_MESSAGE_RAM 28 +#define SLAVE_DISP_SS_CFG 29 +#define SLAVE_GPU_CFG 30 +#define SLAVE_BLSP_1 31 +#define SLAVE_BLSP_2 32 +#define SLAVE_TLMM_NORTH 33 +#define SLAVE_PCIE 34 +#define SLAVE_ETHERNET 35 +#define SLAVE_TLMM_EAST 36 +#define SLAVE_TCU 37 +#define SLAVE_PMIC_ARB 38 +#define SLAVE_SDCC_1 39 +#define SLAVE_SDCC_2 40 +#define SLAVE_TLMM_SOUTH 41 +#define SLAVE_USB_HS 42 +#define SLAVE_USB3 43 +#define SLAVE_CRYPTO_0_CFG 44 +#define SLAVE_PCNOC_SNOC 45 + +#define MASTER_QDSS_BAM 0 +#define MASTER_BIMC_SNOC 1 +#define MASTER_PCNOC_SNOC 2 +#define MASTER_QDSS_ETR 3 +#define MASTER_EMAC 4 +#define MASTER_PCIE 5 +#define MASTER_USB3 6 +#define QDSS_INT 7 +#define SNOC_INT_0 8 +#define SNOC_INT_1 9 +#define SNOC_INT_2 10 +#define SLAVE_KPSS_AHB 11 +#define SLAVE_WCSS 12 +#define SLAVE_SNOC_BIMC_1 13 +#define SLAVE_IMEM 14 +#define SLAVE_SNOC_PCNOC 15 +#define SLAVE_QDSS_STM 16 +#define SLAVE_CATS_0 17 +#define SLAVE_CATS_1 18 +#define SLAVE_LPASS 19 + +#endif