From patchwork Thu Sep 26 11:19:53 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Ujfalusi X-Patchwork-Id: 174455 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp1908032ill; Thu, 26 Sep 2019 04:19:28 -0700 (PDT) X-Google-Smtp-Source: APXvYqxVZXd8aivfn4YooU4EimXA79gE+VzgWT3TGxhdQ7Tma6neQAUcNFfBBv7T5UgglybO7tRD X-Received: by 2002:a50:a557:: with SMTP id z23mr2852346edb.99.1569496767857; Thu, 26 Sep 2019 04:19:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569496767; cv=none; d=google.com; s=arc-20160816; b=zTDVgrP6g+5bqn8fxwdzMaN2YMhB5s1JupwZ0B6qCTAqWQppFGBHiM2w9Ne5D5szdJ d8NZjQNENTVlGtI5SZ9fWbH8SPA9og9sJDUUO6ctqgaQLAKPFrT88sSX6A79YGCVIUQU ZWs1NvuXk0KmDv8VbTnKOa02NKkGler7tML7QDq6Yrp07DBK0bTvhweU//3YdAHBcA8j 909LYLcisy9FT6Mj3AtNYQvxMwhc4GFSSAW1gT8CrpbwtU0mqEKmyted1VDiaOKtBGQU GaeMuP5iF2upuBoNIFOVDeU6L9i95hK4PcWhXEEwUYsMzTQ7TpYmTCYHbTpwFfpiEBWN YpVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Os/g4h37INHFj009+Nb83YilihmshiNyFyAPP5WINzY=; b=z+4warWRx2N947FdNy6MWxvQ2mBDLwyWBNR6miWVgKQx4quyU32Pc6hUXDb3jXh6by pJE0Kq1pbxKf9+V6QCovhRY1r6GpnWBarsJsyaCkRVsE8LR0KTb6V6j27+uTW8eTN+XZ 5UPevXwqIB7d+eZO260h1X8TuLINPnzxjYe50HSI/cB9mQZhzZbC53ZO9VpLfUCLgBXa aVwEneJ8V4gIDho1yx4ohu1ANcyjd/n73d7O73HFgZC/YW8RanPWXfWixdmhjo78Qioz G8ynmfzKAO6/Z3Ek9kt15gpMIAxtCTpava+LmC2Rrkv5ARqmfVlPAQbmRj8fc8PsDnm9 N76Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=LIpbrj4+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j11si1236572edj.43.2019.09.26.04.19.27; Thu, 26 Sep 2019 04:19:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=LIpbrj4+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726446AbfIZLTX (ORCPT + 26 others); Thu, 26 Sep 2019 07:19:23 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:48894 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726393AbfIZLTW (ORCPT ); Thu, 26 Sep 2019 07:19:22 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id x8QBJHP2022830; Thu, 26 Sep 2019 06:19:17 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1569496757; bh=Os/g4h37INHFj009+Nb83YilihmshiNyFyAPP5WINzY=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=LIpbrj4+UXDaUeHOqsFfQsn7slxWprVyMuUEs/N0QfHZtdpJKio9GL2SOp1U9BByR lmBXfSe9zmo4Mh7Wq2UF9pAjcUUXvSF9OgihgHczj2VsKWw8vv4xCXU7iSm0Cxa4Cd SDiyjwNG/yjX6jbatu5rW3bC/+iY+xHqf9JYmk0w= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x8QBJHfL078251 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 26 Sep 2019 06:19:17 -0500 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Thu, 26 Sep 2019 06:19:17 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Thu, 26 Sep 2019 06:19:09 -0500 Received: from feketebors.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id x8QBJAdt013885; Thu, 26 Sep 2019 06:19:15 -0500 From: Peter Ujfalusi To: , CC: , , , Subject: [PATCH v3 2/3] dt-bindings: dma: ti-edma: Document dma-channel-mask for EDMA Date: Thu, 26 Sep 2019 14:19:53 +0300 Message-ID: <20190926111954.9184-3-peter.ujfalusi@ti.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20190926111954.9184-1-peter.ujfalusi@ti.com> References: <20190926111954.9184-1-peter.ujfalusi@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Similarly to paRAM slots, channels can be used by other cores. The common dma-channel-mask property can be used for specifying the available channels. Signed-off-by: Peter Ujfalusi --- Documentation/devicetree/bindings/dma/ti-edma.txt | 8 ++++++++ 1 file changed, 8 insertions(+) -- Peter Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki diff --git a/Documentation/devicetree/bindings/dma/ti-edma.txt b/Documentation/devicetree/bindings/dma/ti-edma.txt index 4bbc94d829c8..014187088020 100644 --- a/Documentation/devicetree/bindings/dma/ti-edma.txt +++ b/Documentation/devicetree/bindings/dma/ti-edma.txt @@ -42,6 +42,11 @@ Optional properties: - ti,edma-reserved-slot-ranges: PaRAM slot ranges which should not be used by the driver, they are allocated to be used by for example the DSP. See example. +- dma-channel-mask: Mask of usable channels. + Single uint32 for EDMA with 32 channels, array of two uint32 for + EDMA with 64 channels. See example and + Documentation/devicetree/bindings/dma/dma-common.yaml + ------------------------------------------------------------------------------ eDMA3 Transfer Controller @@ -91,6 +96,9 @@ edma: edma@49000000 { ti,edma-memcpy-channels = <20 21>; /* The following PaRAM slots are reserved: 35-44 and 100-109 */ ti,edma-reserved-slot-ranges = <35 10>, <100 10>; + /* The following channels are reserved: 35-44 */ + dma-channel-mask = <0xffffffff>, /* Channel 0-31 */ + <0xffffe007>; /* Channel 32-63 */ }; edma_tptc0: tptc@49800000 {