From patchwork Wed Apr 13 15:55:31 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Julien Grall X-Patchwork-Id: 65741 Delivered-To: patch@linaro.org Received: by 10.140.93.198 with SMTP id d64csp91022qge; Wed, 13 Apr 2016 08:57:19 -0700 (PDT) X-Received: by 10.55.158.18 with SMTP id h18mr12322971qke.58.1460563034898; Wed, 13 Apr 2016 08:57:14 -0700 (PDT) Return-Path: Received: from lists.xenproject.org (lists.xenproject.org. [192.237.175.120]) by mx.google.com with ESMTPS id n82si7056922qke.59.2016.04.13.08.57.14 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 13 Apr 2016 08:57:14 -0700 (PDT) Received-SPF: neutral (google.com: 192.237.175.120 is neither permitted nor denied by best guess record for domain of xen-devel-bounces@lists.xen.org) client-ip=192.237.175.120; Authentication-Results: mx.google.com; spf=neutral (google.com: 192.237.175.120 is neither permitted nor denied by best guess record for domain of xen-devel-bounces@lists.xen.org) smtp.mailfrom=xen-devel-bounces@lists.xen.org Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1aqN8p-0002LV-5d; Wed, 13 Apr 2016 15:55:43 +0000 Received: from mail6.bemta5.messagelabs.com ([195.245.231.135]) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1aqN8n-0002Kx-Ne for xen-devel@lists.xen.org; Wed, 13 Apr 2016 15:55:41 +0000 Received: from [85.158.139.211] by server-17.bemta-5.messagelabs.com id 9D/B0-06723-CFB6E075; Wed, 13 Apr 2016 15:55:40 +0000 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrGLMWRWlGSWpSXmKPExsVysyfVTfdPNl+ 4wd6dChZLPi5mcWD0OLr7N1MAYxRrZl5SfkUCa0bL741MBY9FKm7e+87SwHhBoIuRi0NIYBOj xJHVG5ggnNOMEk2L/rJ1MXJysAloStz5/IkJxBYRkJa49vkyYxcjBwezQL7E0Zk6IGFhgQSJT 60HWEFsFgFViYuXtoHZvAIuEq2rpjGC2BICchInj00Gi3MKuErs+XIZbKQQUM2t+V8ZJzByL2 BkWMWoUZxaVJZapGtooJdUlJmeUZKbmJkD5Jnq5aYWFyemp+YkJhXrJefnbmIE+pcBCHYwrpn qfIhRkoNJSZR3WzBfuBBfUn5KZUZicUZ8UWlOavEhRhkODiUJ3oVZQDnBotT01Iq0zBxgoMGk JTh4lER4V4GkeYsLEnOLM9MhUqcYFaXEeU+CJARAEhmleXBtsOC+xCgrJczLCHSIEE9BalFuZ gmq/CtGcQ5GJWHeTyBTeDLzSuCmvwJazAS0uOwdL8jikkSElFQD48T97It/7XTSPPxI3Vn9dJ TPxLLXTbWvF2oxyhlslQ9cUbtPQIHz7tko49c6b9ctWx7Tk5Er/ipPSkXWOmH186S5TXLcyn8 fzDt0qiGs3mlC5w3ZuQuDlATaA23jljxb8sI7yq3HUqrw4cm97e8Lt+mc5XAo//D8yu5ekY25 V8J/xl9T3+vaosRSnJFoqMVcVJwIAOmer/FpAgAA X-Env-Sender: julien.grall@arm.com X-Msg-Ref: server-3.tower-206.messagelabs.com!1460562940!34594693!1 X-Originating-IP: [217.140.101.70] X-SpamReason: No, hits=0.0 required=7.0 tests= X-StarScan-Received: X-StarScan-Version: 8.28; banners=-,-,- X-VirusChecked: Checked Received: (qmail 60929 invoked from network); 13 Apr 2016 15:55:40 -0000 Received: from foss.arm.com (HELO foss.arm.com) (217.140.101.70) by server-3.tower-206.messagelabs.com with SMTP; 13 Apr 2016 15:55:40 -0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id CAC1642D; Wed, 13 Apr 2016 08:54:25 -0700 (PDT) Received: from e108454-lin.cambridge.arm.com (e108454-lin.cambridge.arm.com [10.1.215.28]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id AC4D43F25F; Wed, 13 Apr 2016 08:55:38 -0700 (PDT) From: Julien Grall To: xen-devel@lists.xen.org Date: Wed, 13 Apr 2016 16:55:31 +0100 Message-Id: <1460562931-19858-3-git-send-email-julien.grall@arm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1460562931-19858-1-git-send-email-julien.grall@arm.com> References: <1460562931-19858-1-git-send-email-julien.grall@arm.com> Cc: andre.przywara@arm.com, Julien Grall , sstabellini@kernel.org, tamas@tklengyel.com Subject: [Xen-devel] [for-4.7 2/2] xen/arm: traps: Correctly interpret the content of the register HPFAR_EL2 X-BeenThere: xen-devel@lists.xen.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: xen-devel-bounces@lists.xen.org Sender: "Xen-devel" The register HPFAR_EL2 (resp. HPFAR on arm32) contains the bits [47:12] (resp. [39:12]) of the faulting IPA. Unlike other registers that represent an address, the upper bits of the IPA are stored in the register bits [4:39] (resp. [4:21]). However, Xen assumes that the register contains the faulting IPA correctly offsetted. This will result to get a wrong IPA when the fault is happening during a translation table walk. Note this is only affecting memaccess. Introduce a new helper to get the faulting IPA from HPFAR_EL2 and replace direct read from the register by the helper. Signed-off-by: Julien Grall --- Cc: tamas@tklengyel.com This is a bug fix for Xen 4.7 and should also be backported to Xen 4.6. Without this patch, the faulting IPA reported to memaccess may be wrong. --- xen/arch/arm/traps.c | 11 +++++++++-- xen/include/asm-arm/processor.h | 7 +++++++ 2 files changed, 16 insertions(+), 2 deletions(-) diff --git a/xen/arch/arm/traps.c b/xen/arch/arm/traps.c index 1516abd..5e865cf 100644 --- a/xen/arch/arm/traps.c +++ b/xen/arch/arm/traps.c @@ -2363,6 +2363,13 @@ done: if (first) unmap_domain_page(first); } +static inline paddr_t get_faulting_ipa(void) +{ + register_t hpfar = READ_SYSREG(HPFAR_EL2); + + return ((paddr_t)(hpfar & HPFAR_MASK) << (12 - 4)); +} + static void do_trap_instr_abort_guest(struct cpu_user_regs *regs, const union hsr hsr) { @@ -2381,7 +2388,7 @@ static void do_trap_instr_abort_guest(struct cpu_user_regs *regs, }; if ( hsr.iabt.s1ptw ) - gpa = READ_SYSREG(HPFAR_EL2); + gpa = get_faulting_ipa(); else { /* @@ -2431,7 +2438,7 @@ static void do_trap_data_abort_guest(struct cpu_user_regs *regs, #endif if ( dabt.s1ptw ) - info.gpa = READ_SYSREG(HPFAR_EL2); + info.gpa = get_faulting_ipa(); else { rc = gva_to_ipa(info.gva, &info.gpa, GV2M_READ); diff --git a/xen/include/asm-arm/processor.h b/xen/include/asm-arm/processor.h index 7e6eb66..6789cd0 100644 --- a/xen/include/asm-arm/processor.h +++ b/xen/include/asm-arm/processor.h @@ -565,6 +565,13 @@ union hsr { #define FSC_LL_MASK (_AC(0x03,U)<<0) +/* HPFAR_EL2: Hypervisor IPA Fault Address Register */ +#ifdef CONFIG_ARM_64 +#define HPFAR_MASK GENMASK(39, 4) +#else +#define HPFAR_MASK GENMASK(31, 4) +#endif + /* Time counter hypervisor control register */ #define CNTHCTL_EL2_EL1PCTEN (1u<<0) /* Kernel/user access to physical counter */ #define CNTHCTL_EL2_EL1PCEN (1u<<1) /* Kernel/user access to CNTP timer regs */