From patchwork Wed May 25 02:09:54 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wei Chen X-Patchwork-Id: 68545 Delivered-To: patch@linaro.org Received: by 10.140.92.199 with SMTP id b65csp961687qge; Tue, 24 May 2016 19:12:14 -0700 (PDT) X-Received: by 10.176.5.131 with SMTP id e3mr861266uae.50.1464142334009; Tue, 24 May 2016 19:12:14 -0700 (PDT) Return-Path: Received: from lists.xenproject.org (lists.xenproject.org. [192.237.175.120]) by mx.google.com with ESMTPS id 95si4204904uae.134.2016.05.24.19.12.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 24 May 2016 19:12:13 -0700 (PDT) Received-SPF: neutral (google.com: 192.237.175.120 is neither permitted nor denied by best guess record for domain of xen-devel-bounces@lists.xen.org) client-ip=192.237.175.120; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=neutral (google.com: 192.237.175.120 is neither permitted nor denied by best guess record for domain of xen-devel-bounces@lists.xen.org) smtp.mailfrom=xen-devel-bounces@lists.xen.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1b5OGq-0001WR-BK; Wed, 25 May 2016 02:10:04 +0000 Received: from mail6.bemta14.messagelabs.com ([193.109.254.103]) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1b5OGp-0001WC-Dr for xen-devel@lists.xen.org; Wed, 25 May 2016 02:10:03 +0000 Received: from [193.109.254.147] by server-8.bemta-14.messagelabs.com id 4A/00-05922-A7905475; Wed, 25 May 2016 02:10:02 +0000 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFprBIsWRWlGSWpSXmKPExsVyMfSOkW4Vp2u 4wQURiyUfF7M4MHoc3f2bKYAxijUzLym/IoE1Y//Hk+wFW3gq3rfvY2tg/MvZxcjFISQwkVHi 8J9/TCAOi0A7s0RP40F2EEdC4B2LxMvVvSxdjBxAToxE42evLkZOILNC4vL0pawgYSEBJYmOC RUQg74zSvxa0MoCUsMmoCLx/U0/K0S9mcT5kzOZQGwRAWmJa58vM4LYzAKZEje+TGQHsYUFAi RmnlsNZrMIqEos+neLGcTmFXCWOPV9HyPEHDmJk8cms05g5F/AyLCKUaM4tagstUjX0FgvqSg zPaMkNzEzR9fQ0EQvN7W4ODE9NScxqVgvOT93EyMwfOoZGBh3MO7a7nmIUZKDSUmU9+ATl3Ah vqT8lMqMxOKM+KLSnNTiQ4wyHBxKErzJHK7hQoJFqempFWmZOcBAhklLcPAoifCeBUnzFhck5 hZnpkOkTjEac2z5fW0tE8e2qffWMgmx5OXnpUqJ8waClAqAlGaU5sENgkXYJUZZKWFeRgYGBi GegtSi3MwSVPlXjOIcjErCvJdBpvBk5pXA7XsFdAoT0Cn+X5xBTilJREhJNTAWdC8tzBd3cY3 e/W51s8S8pY4FhV/M8nUd9D867Ez12BzWdnj92Z3GVRIM5xZ6a+lbR77lmNAfUbMgzCHKhmm/ WnXE0Wc2nCmhm989MO8zFLix29TtS+WSqRFXrRa1/kl/+ODYoW/Hyg/72S5ccvtD+3KenbOlb 67b42iWe2V+/8E/X76schdTYinOSDTUYi4qTgQAuRyoqqsCAAA= X-Env-Sender: wei.chen@linaro.org X-Msg-Ref: server-2.tower-27.messagelabs.com!1464142200!41689099!1 X-Originating-IP: [209.85.220.50] X-SpamReason: No, hits=0.0 required=7.0 tests= X-StarScan-Received: X-StarScan-Version: 8.34; banners=-,-,- X-VirusChecked: Checked Received: (qmail 32714 invoked from network); 25 May 2016 02:10:01 -0000 Received: from mail-pa0-f50.google.com (HELO mail-pa0-f50.google.com) (209.85.220.50) by server-2.tower-27.messagelabs.com with AES128-GCM-SHA256 encrypted SMTP; 25 May 2016 02:10:01 -0000 Received: by mail-pa0-f50.google.com with SMTP id qo8so12404211pab.1 for ; Tue, 24 May 2016 19:10:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=9TGbPNtggo2rvVPUgZx1WW3gmts3lVg5lU4HW2MSL1E=; b=cNi8MjRkah9lckZlVSOluGhF5brACW7UbJPRRYXmV6aLyF0wiiKw04Y+IvvpO7Ta0D CgVuqzz2TgpHPTLnc5Q5pRM1FpeyBH9MUUl6AjFzEG9wpYG3ZXWEidgJZx0+agUvkd9M o/A9qfdeDv9Edf5myrV8HAyAzPohP6yTPP1x0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=9TGbPNtggo2rvVPUgZx1WW3gmts3lVg5lU4HW2MSL1E=; b=l1Tai6UZCDEn50LjuvMJNGCEkGDgWpyeRJCRu3FHxpZbzjBiYABItGgvkNtX+tG/S6 q4evo4YBsYO4UOJOG46UDF/r11WA8EAFN57IxIaI2/QomdgawetV5VQHu1hf4PhC5+DG xlhF4E9taq2Ewsz4NXa/v1WV42ZN0socwqEHMzs0WX/vjEGYGrkcNCDvEzB9xGgsoSV8 XuwDqH2MCoy36rno4/RXofAy9gjrxFMRaWlp0FCJcKBRmzmUBQu2XD50HrrZ328Z/oEt OlIX6xH+aA6ux/4Xd6w9P3iRJjb91zgBKdYB6kKMrB4Xl2NFoXLLjMtK8XXB46WF9DOB GfEA== X-Gm-Message-State: ALyK8tJDaaxCvS78emeTeGYGb9AFWo6qm1R5Pvi5OY5DsVeJTXHaxsnJOJlK3l+LjGTvLAHh X-Received: by 10.66.229.33 with SMTP id sn1mr1976227pac.49.1464142199870; Tue, 24 May 2016 19:09:59 -0700 (PDT) Received: from localhost.members.linode.com ([2400:8900::f03c:91ff:fe56:1324]) by smtp.gmail.com with ESMTPSA id y3sm8195655par.2.2016.05.24.19.09.58 (version=TLSv1/SSLv3 cipher=OTHER); Tue, 24 May 2016 19:09:59 -0700 (PDT) From: Wei Chen X-Google-Original-From: Wei Chen To: xen-devel@lists.xen.org Date: Wed, 25 May 2016 10:09:54 +0800 Message-Id: <1464142194-32766-1-git-send-email-Wei.Chen@linaro.org> X-Mailer: git-send-email 1.9.1 Cc: julien.grall@arm.com, sstabellini@kernel.org, Wei Chen , steve.capper@arm.com Subject: [Xen-devel] [PATCH 3/4] xen:arm: arm64: Add correct MPIDR_HWID_MASK value for ARM64 X-BeenThere: xen-devel@lists.xen.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: xen-devel-bounces@lists.xen.org Sender: "Xen-devel" Current MPIDR_HWID_MASK is using the bit definition of ARM32 MPIDR. This value is not correct while Xen is running on ARM64. Now, we add a correct value for this marco on ARM64. But this value is not a valid 64-bit immediate which can be encoded in mov instruction. So we have to use ldr to load this value to register. Signed-off-by: Wei Chen --- xen/arch/arm/arm64/head.S | 2 +- xen/include/asm-arm/processor.h | 4 ++++ 2 files changed, 5 insertions(+), 1 deletion(-) diff --git a/xen/arch/arm/arm64/head.S b/xen/arch/arm/arm64/head.S index d5831f2..3090beb 100644 --- a/xen/arch/arm/arm64/head.S +++ b/xen/arch/arm/arm64/head.S @@ -270,7 +270,7 @@ common_start: tbz x0, _MPIDR_SMP, 1f /* Multiprocessor extension not supported? */ tbnz x0, _MPIDR_UP, 1f /* Uniprocessor system? */ - mov x13, #(~MPIDR_HWID_MASK) + ldr x13, =(~MPIDR_HWID_MASK) bic x24, x0, x13 /* Mask out flags to get CPU ID */ 1: diff --git a/xen/include/asm-arm/processor.h b/xen/include/asm-arm/processor.h index b4cce7e..284ad6a 100644 --- a/xen/include/asm-arm/processor.h +++ b/xen/include/asm-arm/processor.h @@ -18,7 +18,11 @@ #define MPIDR_SMP (_AC(1,U) << _MPIDR_SMP) #define MPIDR_AFF0_SHIFT (0) #define MPIDR_AFF0_MASK (_AC(0xff,U) << MPIDR_AFF0_SHIFT) +#ifdef CONFIG_ARM_64 +#define MPIDR_HWID_MASK _AC(0xff00ffffff,UL) +#else #define MPIDR_HWID_MASK _AC(0xffffff,U) +#endif #define MPIDR_INVALID (~MPIDR_HWID_MASK) #define MPIDR_LEVEL_BITS (8)