From patchwork Mon Nov 3 10:11:53 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frediano Ziglio X-Patchwork-Id: 40005 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f200.google.com (mail-wi0-f200.google.com [209.85.212.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1F70620560 for ; Mon, 3 Nov 2014 10:19:17 +0000 (UTC) Received: by mail-wi0-f200.google.com with SMTP id h11sf2540291wiw.3 for ; Mon, 03 Nov 2014 02:19:16 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:date:message-id:in-reply-to :references:mime-version:cc:subject:precedence:list-id :list-unsubscribe:list-post:list-help:list-subscribe:sender :errors-to:x-original-sender:x-original-authentication-results :mailing-list:list-archive:content-type:content-transfer-encoding; bh=geUlj8+XfiF7Nt+N2kkKktpnoYVdRfy6O9e3mnJb5rg=; b=biiBF/nFd4GJxy64FHA3GVZPExB/swrUI3ZdYqFftyWON1BOxOtdqvSZQ4TM6lMJWF QcUpge/RfyC5/r3tcshT83xZ6CrzVBLnmftODTN5Zerd8symJo0cKoMXN3E4h+V4Cvpx Zr3oVhcx/RBFC5tgb4SZDgi0f1dq5omeGrfI9KY/ZA3xBV1ik1g2UqxlwJPjQ4EmTETT TgOw5VkDKwZgcvFmtrfTtKTLMsd4klZSA7o5BE4qvB2EQ31CRCok1AgCzwOSEWVbjuVg PYRv7rqt0wEd9olns7++CKel4953bdjn5kOjIvfdC5NuFGpKS0PXc2fy0E+vsY2Exjem 5DqQ== X-Gm-Message-State: ALoCoQm0WuUmg5U8X7GesUNyRtz7ghpH52DJ8bL27Mn3xHuks841+mButkSav9ClvgLDatCttz8d X-Received: by 10.194.206.10 with SMTP id lk10mr681138wjc.3.1415009956265; Mon, 03 Nov 2014 02:19:16 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.28.39 with SMTP id y7ls739353lag.0.gmail; Mon, 03 Nov 2014 02:19:16 -0800 (PST) X-Received: by 10.112.14.69 with SMTP id n5mr49390109lbc.34.1415009956105; Mon, 03 Nov 2014 02:19:16 -0800 (PST) Received: from mail-lb0-f178.google.com (mail-lb0-f178.google.com. [209.85.217.178]) by mx.google.com with ESMTPS id t1si31827854lbo.69.2014.11.03.02.19.15 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 03 Nov 2014 02:19:15 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) client-ip=209.85.217.178; Received: by mail-lb0-f178.google.com with SMTP id f15so10139220lbj.9 for ; Mon, 03 Nov 2014 02:19:15 -0800 (PST) X-Received: by 10.152.87.98 with SMTP id w2mr49046167laz.27.1415009955669; Mon, 03 Nov 2014 02:19:15 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp212899lbz; Mon, 3 Nov 2014 02:19:14 -0800 (PST) X-Received: by 10.221.20.198 with SMTP id qp6mr15360638vcb.18.1415009953473; Mon, 03 Nov 2014 02:19:13 -0800 (PST) Received: from lists.xen.org (lists.xen.org. [50.57.142.19]) by mx.google.com with ESMTPS id sh5si9471354vcb.12.2014.11.03.02.19.12 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Mon, 03 Nov 2014 02:19:13 -0800 (PST) Received-SPF: none (google.com: xen-devel-bounces@lists.xen.org does not designate permitted sender hosts) client-ip=50.57.142.19; Received: from localhost ([127.0.0.1] helo=lists.xen.org) by lists.xen.org with esmtp (Exim 4.72) (envelope-from ) id 1XlEhq-0008IO-Fq; Mon, 03 Nov 2014 10:17:50 +0000 Received: from mail6.bemta4.messagelabs.com ([85.158.143.247]) by lists.xen.org with esmtp (Exim 4.72) (envelope-from ) id 1XlEdN-00086p-2Q for xen-devel@lists.xen.org; Mon, 03 Nov 2014 10:13:13 +0000 Received: from [85.158.143.35] by server-3.bemta-4.messagelabs.com id 5E/39-09936-83557545; Mon, 03 Nov 2014 10:13:12 +0000 X-Env-Sender: frediano.ziglio@huawei.com X-Msg-Ref: server-6.tower-21.messagelabs.com!1415009587!12278067!1 X-Originating-IP: [119.145.14.64] X-SpamReason: No, hits=0.0 required=7.0 tests=sa_preprocessor: VHJ1c3RlZCBJUDogMTE5LjE0NS4xNC42NCA9PiA4MDE5MQ==\n X-StarScan-Received: X-StarScan-Version: 6.12.4; banners=-,-,- X-VirusChecked: Checked Received: (qmail 19509 invoked from network); 3 Nov 2014 10:13:11 -0000 Received: from szxga01-in.huawei.com (HELO szxga01-in.huawei.com) (119.145.14.64) by server-6.tower-21.messagelabs.com with RC4-SHA encrypted SMTP; 3 Nov 2014 10:13:11 -0000 Received: from 172.24.2.119 (EHLO szxeml403-hub.china.huawei.com) ([172.24.2.119]) by szxrg01-dlp.huawei.com (MOS 4.3.7-GA FastPath queued) with ESMTP id CDW38046; Mon, 03 Nov 2014 18:13:05 +0800 (CST) Received: from localhost.localdomain (10.47.73.48) by szxeml403-hub.china.huawei.com (10.82.67.35) with Microsoft SMTP Server id 14.3.158.1; Mon, 3 Nov 2014 18:12:51 +0800 From: Frediano Ziglio To: Ian Campbell , Stefano Stabellini , Tim Deegan , Julien Grall , Date: Mon, 3 Nov 2014 10:11:53 +0000 Message-ID: <1415009522-6344-2-git-send-email-frediano.ziglio@huawei.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1415009522-6344-1-git-send-email-frediano.ziglio@huawei.com> References: <1415009522-6344-1-git-send-email-frediano.ziglio@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.47.73.48] X-CFilter-Loop: Reflected X-Mailman-Approved-At: Mon, 03 Nov 2014 10:17:48 +0000 Cc: zoltan.kiss@huawei.com, xen-devel@lists.xen.org Subject: [Xen-devel] [PATCH 01/10] xen/arm: Implement hip04-d01 platform X-BeenThere: xen-devel@lists.xen.org X-Mailman-Version: 2.1.13 Precedence: list List-Id: List-Unsubscribe: , List-Post: , List-Help: , List-Subscribe: , Sender: xen-devel-bounces@lists.xen.org Errors-To: xen-devel-bounces@lists.xen.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: frediano.ziglio@huawei.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Archive: Add this new platform to Xen. This platform require specific code to initialize CPUs. Signed-off-by: Frediano Ziglio Signed-off-by: Zoltan Kiss --- xen/arch/arm/platforms/Makefile | 1 + xen/arch/arm/platforms/hip04.c | 258 ++++++++++++++++++++++++++++++++++++++++ 2 files changed, 259 insertions(+) create mode 100644 xen/arch/arm/platforms/hip04.c diff --git a/xen/arch/arm/platforms/Makefile b/xen/arch/arm/platforms/Makefile index 8f47c16..d0b2d99 100644 --- a/xen/arch/arm/platforms/Makefile +++ b/xen/arch/arm/platforms/Makefile @@ -5,4 +5,5 @@ obj-$(CONFIG_ARM_32) += midway.o obj-$(CONFIG_ARM_32) += omap5.o obj-$(CONFIG_ARM_32) += sunxi.o obj-$(CONFIG_ARM_64) += seattle.o +obj-$(CONFIG_ARM_32) += hip04.o obj-$(CONFIG_ARM_64) += xgene-storm.o diff --git a/xen/arch/arm/platforms/hip04.c b/xen/arch/arm/platforms/hip04.c new file mode 100644 index 0000000..bf38c23 --- /dev/null +++ b/xen/arch/arm/platforms/hip04.c @@ -0,0 +1,258 @@ +/* + * xen/arch/arm/platforms/hip04.c + * + * HiSilicon HIP-04 D01 board + * + * Copyright (c) 2012-2013 Hisilicon Ltd. + * Copyright (c) 2012-2013 Linaro Ltd. + * Copyright (c) 2014 Huawei Tech. Co., Ltd. + * + * Author: Frediano Ziglio + * + * Original code from Linux kernel arch/arm/mach-hisi/hisilicon.c + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include +#include +#include +#include +#include + +#define CORE_RESET_BIT(x) (1 << x) +#define NEON_RESET_BIT(x) (1 << (x + 4)) +#define CORE_DEBUG_RESET_BIT(x) (1 << (x + 9)) +#define CLUSTER_L2_RESET_BIT (1 << 8) +#define CLUSTER_DEBUG_RESET_BIT (1 << 13) + +#define CLUSTER_L2_RESET_STATUS (1 << 8) +#define CLUSTER_DEBUG_RESET_STATUS (1 << 13) + +#define SC_CPU_RESET_DREQ(x) (0x524 + (x << 3)) /* unreset */ +#define SC_CPU_RESET_STATUS(x) (0x1520 + (x << 3)) + +#define FAB_SF_MODE 0x0c + +#define HIP04_MAX_CLUSTERS 4 +#define HIP04_MAX_CPUS_PER_CLUSTER 4 + +struct hip04_secondary_cpu_data { + u32 bootwrapper_phys; + u32 bootwrapper_size; + u32 bootwrapper_magic; + u32 relocation_entry; + u32 relocation_size; +}; + +static void __iomem *relocation, *sysctrl, *fabric; +static int hip04_cpu_table[HIP04_MAX_CLUSTERS][HIP04_MAX_CPUS_PER_CLUSTER]; +static struct hip04_secondary_cpu_data hip04_boot; + +static void hip04_reset(void) +{ + /* TODO */ +} + +static void hip04_set_snoop_filter(unsigned int cluster, unsigned int on) +{ + unsigned long data; + + if (!fabric) + return; + data = readl_relaxed(fabric + FAB_SF_MODE); + if (on) + data |= 1 << cluster; + else + data &= ~(1 << cluster); + writel_relaxed(data, fabric + FAB_SF_MODE); + while (1) { + if (data == readl_relaxed(fabric + FAB_SF_MODE)) + break; + } +} + +static bool __init hip04_cpu_table_init(void) +{ + unsigned int mpidr, cpu, cluster; + + mpidr = cpu_logical_map(smp_processor_id()); + cpu = MPIDR_AFFINITY_LEVEL(mpidr, 0); + cluster = MPIDR_AFFINITY_LEVEL(mpidr, 1); + + if (cluster >= HIP04_MAX_CLUSTERS || + cpu >= HIP04_MAX_CPUS_PER_CLUSTER) { + printk(XENLOG_ERR "%s: boot CPU is out of bound!\n", __func__); + return false; + } + hip04_set_snoop_filter(cluster, 1); + hip04_cpu_table[cluster][cpu] = 1; + return true; +} + +static bool hip04_cluster_down(unsigned int cluster) +{ + int i; + + for (i = 0; i < HIP04_MAX_CPUS_PER_CLUSTER; i++) + if (hip04_cpu_table[cluster][i]) + return false; + return true; +} + +static void hip04_cluster_up(unsigned int cluster) +{ + unsigned long data, mask; + + if ( hip04_cluster_down(cluster) ) { + data = CLUSTER_L2_RESET_BIT | CLUSTER_DEBUG_RESET_BIT; + writel_relaxed(data, sysctrl + SC_CPU_RESET_DREQ(cluster)); + do { + mask = CLUSTER_L2_RESET_STATUS | \ + CLUSTER_DEBUG_RESET_STATUS; + data = readl_relaxed(sysctrl + \ + SC_CPU_RESET_STATUS(cluster)); + } while (data & mask); + hip04_set_snoop_filter(cluster, 1); + } +} + +static int __init hip04_smp_init(void) +{ + struct dt_device_node *np, *np_fab; + const char *msg; + u64 addr, size; + + np = dt_find_compatible_node(NULL, NULL, "hisilicon,sysctrl"); + msg = "hisilicon,sysctrl missing in DT\n"; + if ( !np ) + goto err; + + np_fab = dt_find_compatible_node(NULL, NULL, "hisilicon,hip04-fabric"); + msg = "hisilicon,hip04-fabric missing in DT\n"; + if ( !np_fab ) + goto err; + + msg = "failed to get bootwrapper-phys\n"; + if ( !dt_property_read_u32(np, "bootwrapper-phys", + &hip04_boot.bootwrapper_phys) ) + goto err; + + msg = "failed to get bootwrapper-size\n"; + if ( !dt_property_read_u32(np, "bootwrapper-size", + &hip04_boot.bootwrapper_size) ) + goto err; + + msg = "failed to get bootwrapper-magic\n"; + if ( !dt_property_read_u32(np, "bootwrapper-magic", + &hip04_boot.bootwrapper_magic) ) + goto err; + + msg = "failed to get relocation-entry\n"; + if ( !dt_property_read_u32(np, "relocation-entry", + &hip04_boot.relocation_entry) ) + goto err; + + msg = "failed to get relocation-size\n"; + if ( !dt_property_read_u32(np, "relocation-size", + &hip04_boot.relocation_size) ) + goto err; + + relocation = ioremap_nocache(hip04_boot.relocation_entry, + hip04_boot.relocation_size); + msg = "failed to map relocation space\n"; + if ( !relocation ) + goto err; + + msg = "Error in \"hisilicon,sysctrl\"\n"; + if ( dt_device_get_address(np, 0, &addr, &size) ) + goto err; + sysctrl = ioremap_nocache(addr, size); + if ( !sysctrl ) + goto err; + + msg = "Error in \"hisilicon,hip04-fabric\"\n"; + if ( dt_device_get_address(np_fab, 0, &addr, &size) ) + goto err; + fabric = ioremap_nocache(addr, size); + if ( !fabric ) + goto err; + + msg = "Error initializing SMP table\n"; + if ( !hip04_cpu_table_init() ) + goto err; + + writel_relaxed(hip04_boot.bootwrapper_phys, relocation); + writel_relaxed(hip04_boot.bootwrapper_magic, relocation + 4); + writel_relaxed(__pa(init_secondary), relocation + 8); + writel_relaxed(0, relocation + 12); + + return 0; + +err: + printk("%s", msg); + return -ENXIO; +} + +static int hip04_cpu_up(int cpu) +{ + unsigned int cluster = cpu / 4; + unsigned long data; + cpu %= 4; + + writel_relaxed(hip04_boot.bootwrapper_phys, relocation); + writel_relaxed(hip04_boot.bootwrapper_magic, relocation + 4); + writel_relaxed(__pa(init_secondary), relocation + 8); + writel_relaxed(0, relocation + 12); + + hip04_cluster_up(cluster); + + hip04_cpu_table[cluster][cpu]++; + + data = CORE_RESET_BIT(cpu) | NEON_RESET_BIT(cpu) | \ + CORE_DEBUG_RESET_BIT(cpu); + writel_relaxed(data, sysctrl + SC_CPU_RESET_DREQ(cluster)); + + return cpu_up_send_sgi(cpu); +} + + +static const char * const hip04_dt_compat[] __initconst = +{ + "hisilicon,hip04-d01", + NULL +}; + +static const struct dt_device_match hip04_blacklist_dev[] __initconst = +{ + /* Hardware power management */ + DT_MATCH_COMPATIBLE("hisilicon,sysctrl"), + DT_MATCH_COMPATIBLE("hisilicon,hip04-fabric"), + { /* sentinel */ }, +}; + + +PLATFORM_START(hip04, "HISILICON HIP04") + .compatible = hip04_dt_compat, + .smp_init = hip04_smp_init, + .cpu_up = hip04_cpu_up, + .reset = hip04_reset, + .blacklist_dev = hip04_blacklist_dev, +PLATFORM_END + +/* + * Local variables: + * mode: C + * c-file-style: "BSD" + * c-basic-offset: 4 + * indent-tabs-mode: nil + * End: + */