From patchwork Wed Oct 24 11:37:04 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 149491 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp474464ljp; Wed, 24 Oct 2018 04:42:50 -0700 (PDT) X-Google-Smtp-Source: AJdET5cZps896JQottOiWe0Pn0zfA2TOKsIfQ4Y/WTS3miB8lS94hvkYWT4Dq0LaJjJb70YD20Cc X-Received: by 2002:a0c:af32:: with SMTP id i47mr2054906qvc.47.1540381370791; Wed, 24 Oct 2018 04:42:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540381370; cv=none; d=google.com; s=arc-20160816; b=twP6ftxqmduWgdmB4+A3k7WOfP+DY3Tgy7dZ52DVwQdMq/WQ29hbtVfqD3Igbh7gx9 viLV2WanGrZoSfr6VlX3dl0RATA6hcpMjgo1g0oxUuRET9lr2iynXRmH+ikglWE0znMP bYWBXYk8bvkT5huXd6NeHvMlR2GQLHxJiWkQfxUb17xaZLgJNTNpJnBpar+5cAYEfRWd 7JpQzl1/14OjgVVQf8LEe/K4zvQSNBnOJzVBA+AwLIwQjJP0jq6Frhpj45U/ffagRLtu P/RnAlrIMDJ9QQrc/t3vXAmipY+X08lGxoUrr9bWXLWLWdalNMxFBG7yJ5gDuaGbK1ET F6LA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:message-id:date:to:from :dkim-signature; bh=/LHTLaQdpBasJWHaLsc0q5+y6Z8I9K2lv8JEc/B/L+I=; b=O+nT8Y53/YaVsijEPflQpps5KRF5yBwo5Y3ZnLsrQNUDgB97Y8oe0eiK1rwC8bZszx ukWhU4IOmQaMmrtn92bahGcineBomBaxEmnWZkj/h6FQIIa/7aQYLYt6yHRSxKNsvflo zx4eAMc9P6R+wiAdUG6TvPG57tiF+2Wv0JQ+1kSCpXSMSL/k46b6aXYLednsAkHXD/iZ xz9w7e5b8SdewlR/lprRjD3xXxLbi5Y17emVvhg10NJK3hhq+c/i3m8199vT1RexQzMb Zl59yo+Mijup1ghVMbg9pm/nKPB0+87RNiFlkGhxJ6LCLYMCgYRAw9Q1K84+D+rNQAEf f5oQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Fd5A0ADd; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id e185-v6si2659179qkc.134.2018.10.24.04.42.50 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 24 Oct 2018 04:42:50 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Fd5A0ADd; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:47691 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gFHYo-0000Y8-6H for patch@linaro.org; Wed, 24 Oct 2018 07:42:50 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:47162) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gFHTm-0003Ha-FG for qemu-devel@nongnu.org; Wed, 24 Oct 2018 07:37:39 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gFHTl-0005Hd-8C for qemu-devel@nongnu.org; Wed, 24 Oct 2018 07:37:38 -0400 Received: from mail-wr1-x443.google.com ([2a00:1450:4864:20::443]:41545) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gFHTk-0005B5-UG for qemu-devel@nongnu.org; Wed, 24 Oct 2018 07:37:37 -0400 Received: by mail-wr1-x443.google.com with SMTP id q7-v6so5200350wrr.8 for ; Wed, 24 Oct 2018 04:37:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=/LHTLaQdpBasJWHaLsc0q5+y6Z8I9K2lv8JEc/B/L+I=; b=Fd5A0ADdOqIaeuMFZ2HNjzgBHWGfH49JQAA5b0oaTDORFXT68iDu7Gxw5kZrwfCypg ml/V97m0fmWNBGmk6Ii+uOuuZynt3FGaYOxD+5kd4UWDXdDhWUHFlAz0gsCa2Dsqsq4d p+RDlZUQAbP4czZ++6VZxTWVAITECK/Fx8bW0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=/LHTLaQdpBasJWHaLsc0q5+y6Z8I9K2lv8JEc/B/L+I=; b=OypDdgtUdYZvmmLgujzed02xoCBjDm8xkiKbG5rjs3DiHLKwkLHD7vj0opvWUDUt7x Oos4LtBP4HiindJlsyDqOkrvvkWszAH3zINjQfEyfiVMI864cgE/Z+mUUA+OzthlIsPy Wgyb3AAAHPv2wiqxv4arY2CaP2ucC0CwghTk7SxavHezyW/87VFurOJ3qaMKYetQgyhA DKcascxWtzpjyjN80i7j7r1ryewfLNqO46x+I2Wy5IAPEp2xPfKPsQBUk+4xoyBxgvhk DSPARf+ViNZroJVWzq7wHmPMHrSo1H3cluiUhTzcUSMXAP2PBM0eYmcU7Bhxv3Euoml/ 2enQ== X-Gm-Message-State: AGRZ1gJKomxPW7SM5LvdE6/S0aYNyYlYfqivFw/IgaWjWEKYiYdY1fvu Bj+JOw/PLB2GDutfspFXBBDSr/51QfY= X-Received: by 2002:adf:94e2:: with SMTP id 89-v6mr2459090wrr.25.1540381038213; Wed, 24 Oct 2018 04:37:18 -0700 (PDT) Received: from cloudburst.twiddle.net.net ([185.7.230.213]) by smtp.gmail.com with ESMTPSA id c8-v6sm6769172wrb.6.2018.10.24.04.37.17 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 24 Oct 2018 04:37:17 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 24 Oct 2018 12:37:04 +0100 Message-Id: <20181024113709.16599-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::443 Subject: [Qemu-devel] [PATCH 0/5] target/arm: KVM vs ARMISARegisters X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" My previous patch set for replacing feature bits with id registers failed to consider that these id registers are beginning to control migration, and thus we must fill them in for KVM as well. Thus, we want to initialize these values within CPU from the host. Finally, re-send the T32EE conversion patch, fixing the build failure on an arm32 host in kvm32.c. Tested on arm64; cross-build tested for arm32. r~ Richard Henderson (5): target/arm: Install ARMISARegisters from kvm host target/arm: Fill in ARMISARegisters for kvm64 target/arm: Introduce read_sys_reg32 for kvm32 target/arm: Fill in ARMISARegisters for kvm32 target/arm: Convert t32ee from feature bit to isar3 test target/arm/cpu.h | 6 +++- target/arm/kvm_arm.h | 1 + linux-user/elfload.c | 2 +- target/arm/cpu.c | 4 --- target/arm/helper.c | 2 +- target/arm/kvm.c | 1 + target/arm/kvm32.c | 75 +++++++++++++++++++++++++------------------- target/arm/kvm64.c | 63 +++++++++++++++++++++++++++++++++++-- target/arm/machine.c | 3 +- 9 files changed, 114 insertions(+), 43 deletions(-) -- 2.17.2