From patchwork Thu Feb 14 12:50:53 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 158365 Delivered-To: patches@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp1325683jaa; Thu, 14 Feb 2019 04:51:09 -0800 (PST) X-Received: by 2002:a1c:a6c9:: with SMTP id p192mr2679576wme.58.1550148669871; Thu, 14 Feb 2019 04:51:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550148669; cv=none; d=google.com; s=arc-20160816; b=yWJLLFY4MfzvOM2STsq20qGp0llQocdYIJWJkTP2XLDigCwFXy6+OoF/NbGQP21GRW 0v1Ey9nZOW6kzFq393IzIRk6YHwid7Vjxpr16qYZ1xO5DXiNi+K/voRku80pppHqC7pn Ev62X1Nxgo+mzGeoL+r3Sn+0sWkOxZMGlOjKx0DBvD30biAbVqGynH09BfkSM/gT5S/c GysK9hyVjI0Yqc8WjOTWuhW6gS/CIK+6++NNVngeaOqOL4LvttesPOzF2u6jwk4ST2Ki F/Yb2vevv8+EheoRQAG9WB/pQTg6eC1T4Uc1FmKO6B8eDVBUD7+8SwjEGdyDS+Xp34XG yvCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=wekCw82j9f50dCxt5gl5FItSotVi6sLhdBFeaiqQhKo=; b=jDUGSE9um6LIoe6g2aRmxxaHXmNpG4qTVEq4mjILAWUZe/XaQ1+WXMRI/ZBXZOhFPK ixOb5PPMtVIrmXPDMz/3BlRqDdklJh4+UU8Rgin+qFbPvHW4ONqEBN8jE2gemROSa87t k9sKPwKvDEjYjzY21WMQwIifx8CvUly4NDjvUJAk6fVQ0rF2Ru3ictuxvas9aQQwdLvG rGVOuEdwIiF+oI58JUdc9j6Sm6/+0xVbq07Dfi0yWp6I/hTkhzthdGYXR+TqR3sp4qAZ oJGKbpeuNaFdn8DzgvR8JPTo/ou5fyrP9kTW0Anqcy3uFfrMu43/kbabnTJmH+w5tihl iGbQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dqpwalYp; spf=pass (google.com: domain of peter.maydell@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=peter.maydell@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id t9sor1607981wrr.16.2019.02.14.04.51.09 for (Google Transport Security); Thu, 14 Feb 2019 04:51:09 -0800 (PST) Received-SPF: pass (google.com: domain of peter.maydell@linaro.org designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dqpwalYp; spf=pass (google.com: domain of peter.maydell@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=peter.maydell@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=wekCw82j9f50dCxt5gl5FItSotVi6sLhdBFeaiqQhKo=; b=dqpwalYpoOdX0v9Eo6ETIZqhPtP11s2vrH9gIEd+qkBF1xGqhSEExr01SjIMYRWOxz K5JQlg9R8SoJ/q6MnKBfGFC1Q4JUJQBDzVOAT4P23H3FYn1wDCa2Ecuvvtq2E9UuP/uu dyIn62bpU5HDBHMlv+mTIwGv257S0U/NSZf8APMogPY3a2ko2ZFMg7t52glQpcU4m4ii 6hPm2cUABN+EMh8B43s0bRoOpRgN1TZ5r2o6hmtnh4scyLBUpNLGVOjLAOhd0EoIGc7/ 7J8vyi5ZF6aN6gGpjaDY3HeQO2zRO7yLLLutcVjAlCTa7TQZfoGHDYeSTM+vAi2cfsUj MRnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=wekCw82j9f50dCxt5gl5FItSotVi6sLhdBFeaiqQhKo=; b=PclB6TUjboYsfL2dHrlWIqGDpKLi6tfP9+sCyNtI5GAAg1YMDCB2cTtrwqviLnO+9j c9Fm4Tcy9mc//EhnLuOb3crbomCtwIuDL5T0TJyfrBN3nl7WiL273xjJTB+S12WdyJgJ NBUn78Qmw+qH9f1nD8vGxZ7EFYJikX/Wwr+5nr/OgrMrK8l7Xa1naLjISrgGROvSJ69S Uie+q13wJwMeC/D3CPUuoTmpqfD855jZQJgx1sDFLCSmEy4RSubXEpAAiYwXU47MuFp7 5+LvwjjX6Pf5GeGR0o//4/buauSXcRxq44RKuxpDVXGb5Bf8u5HxoUUyXg76VHgzULt1 +E2g== X-Gm-Message-State: AHQUAubL7Lu+lkwxXQPF9vHDEJsPHUwXIruwevVmw1KaQVj1xNy2lq1T ku706cql3Wsg3w4bJiZgNvTSQI3qiNGRbET6 X-Google-Smtp-Source: AHgI3IaZsFAj1e4prfiivf6/XJLbna/Cvp2oCgSczNHG1J0Ds+s8NGZgT5kcvRGHGR1+hPU2isIgxg== X-Received: by 2002:adf:f3c5:: with SMTP id g5mr2730632wrp.247.1550148669380; Thu, 14 Feb 2019 04:51:09 -0800 (PST) Return-Path: Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id j3sm1488073wmb.39.2019.02.14.04.51.08 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 14 Feb 2019 04:51:08 -0800 (PST) From: Peter Maydell To: qemu-arm@nongnu.org, qemu-devel@nongnu.org Cc: patches@linaro.org Subject: [PATCH 00/14] Add model of the Arm Musca devboards Date: Thu, 14 Feb 2019 12:50:53 +0000 Message-Id: <20190214125107.22178-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 This patchset adds a model of the Arm Musca devboards ('musca-a' and 'musca-b1'). These boards are described here: https://developer.arm.com/products/system-design/development-boards/iot-test-chips-and-boards/musca-a-test-chip-board https://developer.arm.com/products/system-design/development-boards/iot-test-chips-and-boards/musca-b-test-chip-board They're based on the SSE-200 subsystem for embedded which we already have a model of. The two boards are somewhat similar but have a different layout of devices (Musca-B1 puts them behind a more sophisticated PPC setup). I've tested Musca-A with the Zephyr RTOS's "hello world" program, and Musca-B1 with Arm Trusted Firmware M. (Arm-TFM does in theory support also Musca-A, but in practice it requires proper QSPI flash device support there; Zephyr currently supports only Musca-A.) Zephyr getting started guide: https://docs.zephyrproject.org/latest/getting_started/index.html Arm-TFM build instructions: https://git.trustedfirmware.org/trusted-firmware-m.git/about/docs/user_guides/tfm_build_instruction.md The first half of the patchset is some fairly straightforward bugfixes and enhancements to various devices; the second half does the actual implementation. thanks -- PMM Peter Maydell (14): hw/arm/armsse: Fix miswiring of expansion IRQs hw/misc/tz-ppc: Support having unused ports in the middle of the range hw/timer/pl031: Allow use as an embedded-struct device hw/timer/pl031: Convert to using trace events hw/char/pl011: Allow use as an embedded-struct device hw/char/pl011: Support all interrupt lines hw/char/pl011: Use '0x' prefix when logging hex numbers hw/arm/armsse: Document SRAM_ADDR_WIDTH property in header comment hw/arm/armsse: Allow boards to specify init-svtor hw/arm/musca.c: Implement models of the Musca-A and -B1 boards hw/arm/musca: Add PPCs hw/arm/musca: Add MPCs hw/arm/musca: Wire up PL031 RTC hw/arm/musca: Wire up PL011 UARTs hw/arm/Makefile.objs | 1 + include/hw/arm/armsse.h | 5 + include/hw/char/pl011.h | 34 ++ include/hw/misc/tz-ppc.h | 8 +- include/hw/timer/pl031.h | 44 +++ hw/arm/armsse.c | 10 +- hw/arm/musca.c | 669 ++++++++++++++++++++++++++++++++ hw/char/pl011.c | 81 ++-- hw/misc/tz-ppc.c | 32 ++ hw/timer/pl031.c | 80 ++-- MAINTAINERS | 7 + default-configs/arm-softmmu.mak | 1 + hw/timer/trace-events | 6 + 13 files changed, 890 insertions(+), 88 deletions(-) create mode 100644 include/hw/timer/pl031.h create mode 100644 hw/arm/musca.c -- 2.20.1