From patchwork Wed Jul 31 20:37:41 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 170238 Delivered-To: patch@linaro.org Received: by 2002:a92:512:0:0:0:0:0 with SMTP id q18csp4471068ile; Wed, 31 Jul 2019 13:39:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqx0FaZlBl4CDevN4pBeSOwV9QAM8pOBcTe4c136UhjTTp3EbC1dyVv/7ioTtDqLpt87wGT7 X-Received: by 2002:a50:900f:: with SMTP id b15mr107160876eda.229.1564605543372; Wed, 31 Jul 2019 13:39:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564605543; cv=none; d=google.com; s=arc-20160816; b=qFLaO6LKhN6J8UrVrqaXNG2ZHeVPz5KKcr/UQ1cpcX0+sMBNjEWbivmHIQcFr01JxA Hds7e95fT7350tPiGg8mBdBFxNyZPvHdFJ/TaMtnruFNahz8KqhHcagp4SLZR5u5xm1a peh9N1fYHhqzoIWkQp8RgI+XzM7rJpGP+/udaRruJEmeZWQg6yDs2KU6lm7u+lWtImfE TZ/QOSbjt7sNxamEZAKfXnhOPo3pca2TfjS1nFFsns8Pc0hAojN+0TuuS9gaCQbYIdxc S8JvoytBudH36E5tAHYm8PpgPWlAHKjMZ1saVS9VHG8ZNjERdiQQ3qgUMMBLXgKf0t2V CShQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=uzXV5HLfF+FU/RryNG65fjgIjJymPTRX0BzRxR8xdnQ=; b=XzVPM5zZt1D5Qpz2LnHWj3Np9f6JDLSltmaACjqD1Tp1cIHgr/VdO4Oh+4jxvRjJD0 xRr2pBhDhJnrTya6rdL1guqn1WXuq6/JT4P0VC083EhENvw5DCF/NYwLFmsjmRBPXVud PRBa6OR8sevWmCCQN45HncEb1nQBbkKqLqcfMQTc/uofu25dkQkwD0BCRqAhrHdo0cMG FHCdceZIY5ysxG2/tg+Q/Rho6q4Y8Je4XbdhCzRlAGavfTuEGl5FK5VHoqHbWc+bhDz6 07jDa7a+bZtyblzu7RYGItOaxDc0Jsbb6JCxVtPviy0MgOjacnWmk7y1GsCec7vyXtM1 JKxA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=UGsSntKI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id fj5si20706341ejb.209.2019.07.31.13.39.03 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 31 Jul 2019 13:39:03 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=UGsSntKI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:44212 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1hsvNE-0003xC-Sb for patch@linaro.org; Wed, 31 Jul 2019 16:39:02 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:60573) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1hsvMY-0003ve-CX for qemu-devel@nongnu.org; Wed, 31 Jul 2019 16:38:19 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hsvMX-0003GR-4Y for qemu-devel@nongnu.org; Wed, 31 Jul 2019 16:38:18 -0400 Received: from mail-pl1-x642.google.com ([2607:f8b0:4864:20::642]:41669) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hsvMW-0003Fp-UV for qemu-devel@nongnu.org; Wed, 31 Jul 2019 16:38:17 -0400 Received: by mail-pl1-x642.google.com with SMTP id m9so30878031pls.8 for ; Wed, 31 Jul 2019 13:38:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=uzXV5HLfF+FU/RryNG65fjgIjJymPTRX0BzRxR8xdnQ=; b=UGsSntKITTmN6I+19W1OAe02o6viPBqZK+IkOyTqZkcpwfnRlG3dgZ26uh+T5mjdhJ 04q/Q8BeHh4ITZbHy/WHKBiZ6SN/TkXGCingEb3wr9m7VgZL/fCV4Y5KvkUKKaOq+6kr Vr3BUx/ZATslD3FOa7DnYYJeOQ/ln3XZ4Ag7tqRa/t+kOdkGjzejBzHksWMuhggaL5cX W3uG1hwV+g/0FNMwImFwU4d8OGF4EhkbZN3Z3vE3O4glxABe+mmyoc0UYwknpNBK13ms WALDz5BtHBFxNM+M9dTmq4pvD9VpmDPzSdssBjYvjfQ1CaI8E9c0erZCdpkK3WwDPUxM UZew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=uzXV5HLfF+FU/RryNG65fjgIjJymPTRX0BzRxR8xdnQ=; b=QALi/XOgSWOyffWYpUZS1ut/8plFGPnNxcP05JWJrx0yaFQ8WjtC/jRoe4+/t6/stW Ln/31jSuOs35kYzEmrsCQ3rrz1U1qJQU4Ua966R13Pdv2EtIB2eaUt6rcCI6ynz1trPS wVUDL+0MUDphUvYbC4JEsI2exqIBA5rPQPJh4zCBVKgW42t4JsBXvjcwR229mMTWRlA2 cuYQixDk+dSzHMzAU5XJhG1GGZ3L8k6t2UHXT9RMyxAsYAgB93nTDpaDmHCzKtGNSH+2 GV/21YmRhemclYVXeHrFU/7fkRF0ZSIxBgdX6TBMwDQFqMNYepinSqlu/UEpwbhAdfU0 fCkg== X-Gm-Message-State: APjAAAVYiivlTCVdKtkTPhLWn+f6T1H94IKQj+4S4fF8TTWEtPAs/Jre g9pF517mDcoqcMrg5XMJjl8uP/iRDPI= X-Received: by 2002:a17:902:2929:: with SMTP id g38mr101488206plb.163.1564605495556; Wed, 31 Jul 2019 13:38:15 -0700 (PDT) Received: from localhost.localdomain (97-113-7-119.tukw.qwest.net. [97.113.7.119]) by smtp.gmail.com with ESMTPSA id g4sm84054164pfo.93.2019.07.31.13.38.14 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Wed, 31 Jul 2019 13:38:14 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 31 Jul 2019 13:37:41 -0700 Message-Id: <20190731203813.30765-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::642 Subject: [Qemu-devel] [PATCH v2 00/32] target/arm: Implement ARMv8.1-VHE X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, alex.bennee@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" About half of this patch set is cleanup of the qemu tlb handling leading up to the actual implementation of VHE, and the biggest piece of that: The EL2&0 translation regime. Changes since v1: * Merge feedback from AJB. * Split out 7 renaming patches from "Reorganize ARMMMUIdx". * Alex's MIDR patch keeps the nested KVM from spitting warnings. I have tested qemu-system-aarch64 -accel kvm -cpu host -M virt,gic-version-host \ -m 512 -bios /usr/share/edk2/aarch64/QEMU_EFI.fd -nographic with fedora 30 system qemu, itself booted with ../bld/aarch64-softmmu/qemu-system-aarch64 \ -cpu max -M virt,gic-version=3,virtualization=on \ -drive if=virtio,file=./f30.q,format=qcow2 \ -m 4G -nographic It took a while, but eventually the nested bios arrived at the pxe boot sequence. Thankfully (?), the f30 shipped bios has debug enabled, so there's some sense of progress in the meantime. r~ Alex Bennée (2): target/arm: check TGE and E2H flags for EL0 pauth traps target/arm: generate a custom MIDR for -cpu max Richard Henderson (30): cputlb: Add tlb_set_asid_for_mmuidx cputlb: Add tlb_flush_asid_by_mmuidx and friends target/arm: Install ASIDs for long-form from EL1 target/arm: Install ASIDs for short-form from EL1 target/arm: Install ASIDs for EL2 target/arm: Define isar_feature_aa64_vh target/arm: Enable HCR_E2H for VHE target/arm: Add CONTEXTIDR_EL2 target/arm: Add TTBR1_EL2 target/arm: Update CNTVCT_EL0 for VHE target/arm: Add the hypervisor virtual counter target/arm: Add VHE system register redirection and aliasing target/arm: Split out vae1_tlbmask, vmalle1_tlbmask target/arm: Simplify tlb_force_broadcast alternatives target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_* target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2 target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E* target/arm: Rename ARMMMUIdx_S1SE* to ARMMMUIdx_SE* target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3 target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2 target/arm: Reorganize ARMMMUIdx target/arm: Add regime_has_2_ranges target/arm: Update arm_mmu_idx for VHE target/arm: Update arm_sctlr for VHE target/arm: Install asids for E2&0 translation regime target/arm: Flush tlbs for E2&0 translation regime target/arm: Update arm_phys_excp_target_el for TGE target/arm: Update regime_is_user for EL2&0 target/arm: Update {fp,sve}_exception_el for VHE target/arm: Enable ARMv8.1-VHE in -cpu max include/exec/cpu-all.h | 11 + include/exec/cpu-defs.h | 2 + include/exec/exec-all.h | 35 ++ include/qom/cpu.h | 2 + target/arm/cpu-qom.h | 1 + target/arm/cpu.h | 260 +++++----- target/arm/internals.h | 62 ++- target/arm/translate.h | 2 +- accel/tcg/cputlb.c | 81 +++ target/arm/arch_dump.c | 2 +- target/arm/cpu.c | 2 + target/arm/cpu64.c | 20 + target/arm/debug_helper.c | 50 +- target/arm/helper-a64.c | 2 +- target/arm/helper.c | 983 ++++++++++++++++++++++++++----------- target/arm/m_helper.c | 6 +- target/arm/pauth_helper.c | 13 +- target/arm/translate-a64.c | 13 +- target/arm/translate.c | 17 +- 19 files changed, 1088 insertions(+), 476 deletions(-) -- 2.17.1