mbox series

[v6,00/82] target/arm: Implement SVE2

Message ID 20210430202610.1136687-1-richard.henderson@linaro.org
Headers show
Series target/arm: Implement SVE2 | expand

Message

Richard Henderson April 30, 2021, 8:24 p.m. UTC
Based-on: 20210430132740.10391-1-peter.maydell@linaro.org
("target/arm: Split translate-*.c.inc into separate compilation units")

Based-on: 20210427214108.88503-1-richard.henderson@linaro.org
("linux-user/aarch64: Enable hwcap for RND, BTI, and MTE")

Since I believe Peter has both queued on his target-arm.next,
and I didn't want to get in the way of his bulk code movement.

Changes for v6:
  * Rebase as per above.
  * Rename isar_feature_sve2_{i8mm,f32mm,f64mm} to sve_*,
    because these extensions do not depend on sve2.
  * Update hwcap for the many extensions.


r~


Richard Henderson (64):
  target/arm: Add ID_AA64ZFR0 fields and isar_feature_aa64_sve2
  target/arm: Implement SVE2 Integer Multiply - Unpredicated
  target/arm: Implement SVE2 integer pairwise add and accumulate long
  target/arm: Implement SVE2 integer unary operations (predicated)
  target/arm: Split out saturating/rounding shifts from neon
  target/arm: Implement SVE2 saturating/rounding bitwise shift left
    (predicated)
  target/arm: Implement SVE2 integer halving add/subtract (predicated)
  target/arm: Implement SVE2 integer pairwise arithmetic
  target/arm: Implement SVE2 saturating add/subtract (predicated)
  target/arm: Implement SVE2 integer add/subtract long
  target/arm: Implement SVE2 integer add/subtract interleaved long
  target/arm: Implement SVE2 integer add/subtract wide
  target/arm: Implement SVE2 integer multiply long
  target/arm: Implement PMULLB and PMULLT
  target/arm: Implement SVE2 bitwise shift left long
  target/arm: Implement SVE2 bitwise exclusive-or interleaved
  target/arm: Implement SVE2 bitwise permute
  target/arm: Implement SVE2 complex integer add
  target/arm: Implement SVE2 integer absolute difference and accumulate
    long
  target/arm: Implement SVE2 integer add/subtract long with carry
  target/arm: Implement SVE2 bitwise shift right and accumulate
  target/arm: Implement SVE2 bitwise shift and insert
  target/arm: Implement SVE2 integer absolute difference and accumulate
  target/arm: Implement SVE2 saturating extract narrow
  target/arm: Implement SVE2 SHRN, RSHRN
  target/arm: Implement SVE2 SQSHRUN, SQRSHRUN
  target/arm: Implement SVE2 UQSHRN, UQRSHRN
  target/arm: Implement SVE2 SQSHRN, SQRSHRN
  target/arm: Implement SVE2 WHILEGT, WHILEGE, WHILEHI, WHILEHS
  target/arm: Implement SVE2 WHILERW, WHILEWR
  target/arm: Implement SVE2 bitwise ternary operations
  target/arm: Implement SVE2 saturating multiply-add long
  target/arm: Implement SVE2 saturating multiply-add high
  target/arm: Implement SVE2 integer multiply-add long
  target/arm: Implement SVE2 complex integer multiply-add
  target/arm: Implement SVE2 XAR
  target/arm: Pass separate addend to {U,S}DOT helpers
  target/arm: Pass separate addend to FCMLA helpers
  target/arm: Split out formats for 2 vectors + 1 index
  target/arm: Split out formats for 3 vectors + 1 index
  target/arm: Implement SVE2 integer multiply (indexed)
  target/arm: Implement SVE2 integer multiply-add (indexed)
  target/arm: Implement SVE2 saturating multiply-add high (indexed)
  target/arm: Implement SVE2 saturating multiply-add (indexed)
  target/arm: Implement SVE2 saturating multiply (indexed)
  target/arm: Implement SVE2 signed saturating doubling multiply high
  target/arm: Implement SVE2 saturating multiply high (indexed)
  target/arm: Implement SVE mixed sign dot product (indexed)
  target/arm: Implement SVE mixed sign dot product
  target/arm: Implement SVE2 crypto unary operations
  target/arm: Implement SVE2 crypto destructive binary operations
  target/arm: Implement SVE2 crypto constructive binary operations
  target/arm: Share table of sve load functions
  target/arm: Implement SVE2 LD1RO
  target/arm: Implement 128-bit ZIP, UZP, TRN
  target/arm: Implement aarch64 SUDOT, USDOT
  target/arm: Split out do_neon_ddda_fpst
  target/arm: Remove unused fpst from VDOT_scalar
  target/arm: Fix decode for VDOT (indexed)
  target/arm: Split decode of VSDOT and VUDOT
  target/arm: Implement aarch32 VSUDOT, VUSDOT
  target/arm: Implement integer matrix multiply accumulate
  linux-user/aarch64: Enable hwcap bits for sve2 and related extensions
  target/arm: Enable SVE2 and related extensions

Stephen Long (18):
  target/arm: Implement SVE2 floating-point pairwise
  target/arm: Implement SVE2 MATCH, NMATCH
  target/arm: Implement SVE2 ADDHNB, ADDHNT
  target/arm: Implement SVE2 RADDHNB, RADDHNT
  target/arm: Implement SVE2 SUBHNB, SUBHNT
  target/arm: Implement SVE2 RSUBHNB, RSUBHNT
  target/arm: Implement SVE2 HISTCNT, HISTSEG
  target/arm: Implement SVE2 scatter store insns
  target/arm: Implement SVE2 gather load insns
  target/arm: Implement SVE2 FMMLA
  target/arm: Implement SVE2 SPLICE, EXT
  target/arm: Implement SVE2 TBL, TBX
  target/arm: Implement SVE2 FCVTNT
  target/arm: Implement SVE2 FCVTLT
  target/arm: Implement SVE2 FCVTXNT, FCVTX
  target/arm: Implement SVE2 FLOGB
  target/arm: Implement SVE2 bitwise shift immediate
  target/arm: Implement SVE2 fp multiply-add long

 target/arm/cpu.h              |   66 +
 target/arm/helper-sve.h       |  681 ++++++-
 target/arm/helper.h           |  111 +-
 target/arm/translate-a64.h    |    3 +
 target/arm/vec_internal.h     |  143 ++
 target/arm/neon-shared.decode |   24 +-
 target/arm/sve.decode         |  525 +++++-
 linux-user/elfload.c          |   10 +
 target/arm/cpu.c              |    1 +
 target/arm/cpu64.c            |   13 +
 target/arm/helper.c           |    3 +-
 target/arm/kvm64.c            |   11 +
 target/arm/neon_helper.c      |  507 +-----
 target/arm/sve_helper.c       | 1904 +++++++++++++++++++-
 target/arm/translate-a64.c    |  111 +-
 target/arm/translate-neon.c   |  231 ++-
 target/arm/translate-sve.c    | 3117 +++++++++++++++++++++++++++++++--
 target/arm/vec_helper.c       |  854 ++++++++-
 18 files changed, 7377 insertions(+), 938 deletions(-)

-- 
2.25.1

Comments

Peter Maydell May 13, 2021, 7:49 p.m. UTC | #1
On Fri, 30 Apr 2021 at 21:26, Richard Henderson
<richard.henderson@linaro.org> wrote:
>

> Based-on: 20210430132740.10391-1-peter.maydell@linaro.org

> ("target/arm: Split translate-*.c.inc into separate compilation units")

>

> Based-on: 20210427214108.88503-1-richard.henderson@linaro.org

> ("linux-user/aarch64: Enable hwcap for RND, BTI, and MTE")

>

> Since I believe Peter has both queued on his target-arm.next,

> and I didn't want to get in the way of his bulk code movement.

>

> Changes for v6:

>   * Rebase as per above.

>   * Rename isar_feature_sve2_{i8mm,f32mm,f64mm} to sve_*,

>     because these extensions do not depend on sve2.

>   * Update hwcap for the many extensions.


I think I'm done with reviewing this series now...

-- PMM