From patchwork Mon Sep 20 14:19:20 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 514318 Delivered-To: patch@linaro.org Received: by 2002:a02:c816:0:0:0:0:0 with SMTP id p22csp2117278jao; Mon, 20 Sep 2021 07:36:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzuj0u3oHlVnlHlOP7Be3aa4zCITROCYOo6Ncc2s1qeHilGeEAoqBwzIFlQ8q5ne6ipOgn4 X-Received: by 2002:a37:66d6:: with SMTP id a205mr15923496qkc.138.1632148595955; Mon, 20 Sep 2021 07:36:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632148595; cv=none; d=google.com; s=arc-20160816; b=TvS7sdD5NjLOF4NA3Rx3KwuPtxV5G7EDoZ8W4ojLuuHy/Vg/F9jnMqMheaYHy9lxaX uZMmEj7m7/4Di9y6Cc6d0VIEGaWNtgs5/ZHfdRToqIvYsm9C61gzjE0MHySqLDzlqQZw dRICRZb3RHyyto9i74PLtGCSy+yJbZVyTjtSnh17vXEmeUL71c6y8d0WsDBQivTbJ7Uc MEpl514ddL9FBweEDHKRuLSeOjSCTWfDonToZP4N+dGVu87cZKCmwiE9gEUeDu6IEolb nGmHD/S4dQerGFNcPIRaMUXxXFTde3KSzNFYSfhuYtlShDBfdoRbe4eHnAluNW1M6Re7 GxIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:to:from:dkim-signature; bh=sGzbk7ZEOIwNzP0ifLwge8kgYDnLUPuNFcH6dczwLNQ=; b=y84NqdgcjLumu5wDOSpQaReIRriajCev3pZJs2EfUAfa3yHkpeDVzMRCVrqFDfkN7j 4Jh7vHUnTimAgqwoXk6oI0XUGJivFRmHnluDY82Dbdx8l06eo8VWQ6Y9iPaIDagfUmXT vvrz6ju3dHl4IvF2jmLvzle/IE/Bi3WwjK8f2ltTpkpjn1VTwTulYVSXGFCpymTDmM3r 5cRvIPBc1Z2LfFyxHeFnZMw9T99zb7drUR3TRa42l79GEiCPWtmXIov26gFuU3aFmyPK iscRlTrOZNso+Kg7s4SLBALeMEEo4bRojbXX2UArdSEZejTHoKkO5d3zBzRdpClUuMWj A/aQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=MFCLD+FQ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id v22si5662575vsi.203.2021.09.20.07.36.35 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 20 Sep 2021 07:36:35 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=MFCLD+FQ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:49606 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mSKPL-0007x3-DE for patch@linaro.org; Mon, 20 Sep 2021 10:36:35 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:36912) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mSK9H-0002aN-Hv for qemu-devel@nongnu.org; Mon, 20 Sep 2021 10:19:59 -0400 Received: from mail-wr1-x42d.google.com ([2a00:1450:4864:20::42d]:39603) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1mSK99-0000kE-43 for qemu-devel@nongnu.org; Mon, 20 Sep 2021 10:19:58 -0400 Received: by mail-wr1-x42d.google.com with SMTP id u15so30214390wru.6 for ; Mon, 20 Sep 2021 07:19:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=sGzbk7ZEOIwNzP0ifLwge8kgYDnLUPuNFcH6dczwLNQ=; b=MFCLD+FQy9TG0Fp6ILU0vxE3gFtEja+mbhzTJc6CXpTb81h0mnRK5HqARcbA2gp/uR BPX/Qwk8I552kzqXtX7w3ET55u09pvvufhacK1Yu485drl+aRORr7Mh+Xk8+yZeG3Jmt +1LudXyvd6VxdIPJU8n2pR2FPhq/x6IVXFu2egPnqFjETlCUc0VfamvNt8yjnamYsILm wlmbO5wViNo0wM8FxUMqULxBgcmBNfkQa4i1LuTRZOi99JPW3j6YMvDL7ptHjIBsjEuu Qoc6fJ8e5gIbbjTssv+MYK5+dKix2d9aJQNYU1+TEbCth+7Jrm/iETNGTniDIK3xOP6R Ev3w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=sGzbk7ZEOIwNzP0ifLwge8kgYDnLUPuNFcH6dczwLNQ=; b=2I8jF7Rxn7qPxP8V4lcfCSAQqD3d2sxiuKWmlJRAF2JFOQ3glwyNiOVkCvQTk1POIG GxXZ2Xmh2tYC3xv2C6tGteLFMCIL/3zXXJYJJnFucV+IcumwMykY1wQq3oDHX8xRF12Y EwnIJm0v6sceAfJ6XLOSlMImHGgF5kbpAK+Dxxz0g2biK6JvWbJSVClDaMxZaAcWMtYt kl/fzPTlbB7XpTlMYiR2I/jq01VixfIPMZpN/4RACDm6Q8r+cxNyRdf3fTrxYwwcZ88h dSrefYaEJu4CdCOuXKS35Zrjne40j4BbVsrU8FrJHaX1FQJB+bYPqlFl9d1ay9FCcQuP 14bw== X-Gm-Message-State: AOAM530cKeASyBQaWY9prOQJ08jd6Vw4VE21rx+Y76z09+KIMygWZ27i dp664U7Kbioq6J6tuEFF/eK9KeGq6q35OA== X-Received: by 2002:a05:600c:2144:: with SMTP id v4mr24173155wml.80.1632147589419; Mon, 20 Sep 2021 07:19:49 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id n17sm16229693wrp.17.2021.09.20.07.19.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Sep 2021 07:19:48 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 00/27] target-arm queue Date: Mon, 20 Sep 2021 15:19:20 +0100 Message-Id: <20210920141947.5537-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42d; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_PASS=-0.001, T_SPF_HELO_TEMPERROR=0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" arm queue: big stuff here is my MVE codegen optimisation, and Alex's Apple Silicon hvf support. -- PMM The following changes since commit 7adb961995a3744f51396502b33ad04a56a317c3: Merge remote-tracking branch 'remotes/dgilbert-gitlab/tags/pull-virtiofs-20210916' into staging (2021-09-19 18:53:29 +0100) are available in the Git repository at: https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210920 for you to fetch changes up to 1dc5a60bfe406bc1122d68cbdefda38d23134b27: target/arm: Optimize MVE 1op-immediate insns (2021-09-20 14:18:01 +0100) ---------------------------------------------------------------- target-arm queue: * Optimize codegen for MVE when predication not active * hvf: Add Apple Silicon support * hw/intc: Set GIC maintenance interrupt level to only 0 or 1 * Fix mishandling of MVE FPSCR.LTPSIZE reset for usermode emulator * elf2dmp: Fix coverity nits ---------------------------------------------------------------- Alexander Graf (7): arm: Move PMC register definitions to internals.h hvf: Add execute to dirty log permission bitmap hvf: Introduce hvf_arch_init() callback hvf: Add Apple Silicon support hvf: arm: Implement PSCI handling arm: Add Hypervisor.framework build target hvf: arm: Add rudimentary PMC support Peter Collingbourne (1): arm/hvf: Add a WFI handler Peter Maydell (18): elf2dmp: Check curl_easy_setopt() return value elf2dmp: Fail cleanly if PDB file specifies zero block_size target/arm: Don't skip M-profile reset entirely in user mode target/arm: Always clear exclusive monitor on reset target/arm: Consolidate ifdef blocks in reset hvf: arm: Implement -cpu host target/arm: Avoid goto_tb if we're trying to exit to the main loop target/arm: Enforce that FPDSCR.LTPSIZE is 4 on inbound migration target/arm: Add TB flag for "MVE insns not predicated" target/arm: Optimize MVE logic ops target/arm: Optimize MVE arithmetic ops target/arm: Optimize MVE VNEG, VABS target/arm: Optimize MVE VDUP target/arm: Optimize MVE VMVN target/arm: Optimize MVE VSHL, VSHR immediate forms target/arm: Optimize MVE VSHLL and VMOVL target/arm: Optimize MVE VSLI and VSRI target/arm: Optimize MVE 1op-immediate insns Shashi Mallela (1): hw/intc: Set GIC maintenance interrupt level to only 0 or 1 meson.build | 8 + include/sysemu/hvf_int.h | 12 +- target/arm/cpu.h | 6 +- target/arm/hvf_arm.h | 18 + target/arm/internals.h | 44 ++ target/arm/kvm_arm.h | 2 - target/arm/translate.h | 2 + accel/hvf/hvf-accel-ops.c | 21 +- contrib/elf2dmp/download.c | 22 +- contrib/elf2dmp/pdb.c | 4 + hw/intc/arm_gicv3_cpuif.c | 5 +- target/arm/cpu.c | 56 +- target/arm/helper.c | 77 ++- target/arm/hvf/hvf.c | 1278 +++++++++++++++++++++++++++++++++++++++++ target/arm/machine.c | 13 + target/arm/translate-m-nocp.c | 8 +- target/arm/translate-mve.c | 310 +++++++--- target/arm/translate-vfp.c | 33 +- target/arm/translate.c | 42 +- target/i386/hvf/hvf.c | 10 + MAINTAINERS | 5 + target/arm/hvf/meson.build | 3 + target/arm/hvf/trace-events | 11 + target/arm/meson.build | 2 + 24 files changed, 1824 insertions(+), 168 deletions(-) create mode 100644 target/arm/hvf_arm.h create mode 100644 target/arm/hvf/hvf.c create mode 100644 target/arm/hvf/meson.build create mode 100644 target/arm/hvf/trace-events