From patchwork Sat Apr 5 16:13:04 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 878418 Delivered-To: patch@linaro.org Received: by 2002:a5d:6dae:0:b0:38f:210b:807b with SMTP id u14csp4288754wrs; Sat, 5 Apr 2025 09:14:49 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCW4QLa4V7WEvfOFG739YF1IXvO6l72HkvNo7yDdVQJEwvMunXWszyuu3jQtx09m/0GaHcUmcQ==@linaro.org X-Google-Smtp-Source: AGHT+IGc/Vd1NjgOJbYDmUqTRhnvV8ePEa/q6A0PoWOhwkIDM+ba8XQ7gIIOatQz5ZNjYrKp+ihs X-Received: by 2002:a05:620a:198a:b0:7c5:407e:1ff8 with SMTP id af79cd13be357-7c774d275eemr994005085a.2.1743869689251; Sat, 05 Apr 2025 09:14:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1743869689; cv=none; d=google.com; s=arc-20240605; b=dyi8rh893g5al0ZU5cIk9EpwUe/n4mPcCcWQUpp74jQY8Wi2NZmzCAlW8fNq/YJYtn 4NhdtfXmqjONs2KeY2YcOwZUzZ3tDAUf8K5Lduuw0bHJMPwU//RnzU2qhKBDUVShKmXB In72CdXEC5YzJnlaT+iiBRLbDqiGEKO7eNdeaxmYIoI+0EoXI8LIe+MZy5i39GfCEQp7 zRQailtZTvNqjb5plbws4hkJ6laYd5550RK94HcXeH0bLOUlb/1c9aiSFz3t6TDSBIBi TNj19yKWoMI66GRwQJLtZbpvKxMAIT9MzYSg8j+EuIwLsu9wr7iDK3UDpB40i3LDrZlE ouFg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=FeGTlSNot+wgnDO91P5sSxXujpX5NMJR6yi56kwLJLQ=; fh=ZXDWg7hKG7Hj19AbRuutTLw+Zvn/B9RsGUUw/YagpFI=; b=Y2XiBmjAdhacgluHh6TqcKBZO/yvxlopEAr0wB6i5DJVoLvCzsc7Pl2oDlWNDO29vy nT4yTIJ0ZK+Ie3gndeVe+szxzKPnBUqiJnBo7CFkxvWswFERP3J2q4uHObRX0fdtecpX CjPfO815hPVlq4QsbeUwZPf+7ak8wkSK5ABYlAB075UB5s6iOKEosIGoVe6bkyX+Hbfp iOc5D/ir0WVlPT40mkc/a7eLdTI1V+s4+RGk89R/ASos8Z6R9cNJQ1TI78z8rFqcdbqK MMkqD5EIy1YeHhsI9JqkSxABBZ/PkzYwmu9TY1wBbb2BnTPMRk0nVUo4v8NS1DcMRFbo 4/NA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Hx27Hisg; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6ef0f00e5edsi52823216d6.117.2025.04.05.09.14.49 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sat, 05 Apr 2025 09:14:49 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Hx27Hisg; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1u169A-0000UB-Gg; Sat, 05 Apr 2025 12:13:28 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1u1699-0000Tw-K7 for qemu-devel@nongnu.org; Sat, 05 Apr 2025 12:13:27 -0400 Received: from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1u1697-0005Bz-GZ for qemu-devel@nongnu.org; Sat, 05 Apr 2025 12:13:27 -0400 Received: by mail-wm1-x32d.google.com with SMTP id 5b1f17b1804b1-43cfecdd8b2so24008175e9.2 for ; Sat, 05 Apr 2025 09:13:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743869602; x=1744474402; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=FeGTlSNot+wgnDO91P5sSxXujpX5NMJR6yi56kwLJLQ=; b=Hx27HisglgaXi4ppN1LzoV/bODOwJ5Eb3f7tUBgPofKLu3g8NNSulb5ma1BEVn/+rl w04MxEBerwVGZSgQdXahLCCW0ZYmX4agwsYXjIpvZgqjL+fPWo2tLl3TKxlWp13Ldheh ToU/7wuaKY0HyXhHlmhCfpK7Dizy4qwvePMygCfBIkX4hn3gkF5qoeQ7s1vzijC0SEtj HLE1RosSJ1zRLeTCUAwdURw54lhIIKdFoKo42K8A8wucbEch4D5kpHul2QoMXe8ClajJ i13XGWV87025GoU8QHR2iWbSKXqyjvbUPVPSOm1DC6xV34ztZcq0wwNH5engzxJK/At4 3H+w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743869602; x=1744474402; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=FeGTlSNot+wgnDO91P5sSxXujpX5NMJR6yi56kwLJLQ=; b=ZDoPgqf3MI/jujAvOYXVxdT+IKIP0ZzIdyPopWDjJ6vMnQKUJZk7xeNlGRnOq+LZiK jUciSKMKOzmTa37l5d9Gn8bR0sTkIibnOGuiu0AMbYfPRah4DbE2vrKJgdCoP6fhpGsL 8ZnwuSrtn0a127aP0tk0IOPFulySiuOo/vLH9pA8G1DW1qZf5SBYf+4LAqO+pIOi8v6z S+Xg5m11+6VVOyyozHtz/K0wRIdHy3CI1Ju8IdZfDAltRBriGWpGpDElShEhdr9vQaxa LQXsa/IoHDqoXUVAhjwE1Ez4zUtTaKo2UuoK0i4GNCa8JO3UFtyvTNs3Afys2rtaoNCe 2T+g== X-Gm-Message-State: AOJu0YzIzmWeoLDt8tJ+PKFsrqzrt6cH5Z0W/Kg8+vYkC3qx8Yg9FWKr n3tsMVBjqhqtdVAGXRSUfIhwg/nZ1W6wKoVHJ6iQIEtONba/K7oLdjhMcGMKI5sVLTCl+Avt8TY 7 X-Gm-Gg: ASbGncvcxI+WK/+U2EfXy1ufnbLWg6r9NH2Skf/l8JqSCrBtARa3k/U8hbAFYVSU/T3 oSCM4fR7I1Nt1Hr2zcSo0bDp8puew3P9DLciIAgRRCSCxqtUGDwLdJC5pkhNaU9CO3/6OtZ/tx7 gjqeR+rVUBGdPbL6miJmUIZjhcSxSY9LY1T+/xaMiRYGfrGRShlWJlc9ZJSBuUPNpOJ6IGUcGqE 2nbFACtQOeN7d2GveeM8cmTP6BdIjpB38lTTY15awsQqrBeG+M4xns11sr4xVH6dgxYbVW2AYVm UGNyMzO55sPqYi2/4oL+Em7cW6OZi0GHsu+uVV32Itp8kdKQ33wshmE6OLK3BpvepyhFSuOoCjC /NI1qauPlfz9yYNyFFJJ8Cing X-Received: by 2002:a05:600c:a4d:b0:43c:ebc4:36a5 with SMTP id 5b1f17b1804b1-43ee3e9d55dmr19943015e9.7.1743869602405; Sat, 05 Apr 2025 09:13:22 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c3020d68esm7319582f8f.67.2025.04.05.09.13.21 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Sat, 05 Apr 2025 09:13:21 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Richard Henderson , =?utf-8?q?Philippe_Mat?= =?utf-8?q?hieu-Daud=C3=A9?= Subject: [PATCH-for-10.1 v4 00/16] tcg: philmd's queue Date: Sat, 5 Apr 2025 18:13:04 +0200 Message-ID: <20250405161320.76854-1-philmd@linaro.org> X-Mailer: git-send-email 2.47.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32d; envelope-from=philmd@linaro.org; helo=mail-wm1-x32d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Hi Richard, Here is my patch queue based on your tcg-next tree fixed. You can find it on my repository: https://gitlab.com/philmd/qemu/-/tags/tcgops-mttcg-v4 Thanks, Phil. Since v3: - Include Brian's patch - Fix TCGCPUOps::mttcg_supported on x86/riscv Since v2: - Rebased & addressed review comments Since v1: - Deferred warning change and updated desc (patches 40 & 42) Brian Cain (1): target/hexagon: Add memory order definition Philippe Mathieu-Daudé (15): target/riscv: Remove AccelCPUClass::cpu_class_init need target/i386: Remove AccelCPUClass::cpu_class_init need accel: Remove AccelCPUClass::cpu_class_init() callback tcg: Always define TCG_GUEST_DEFAULT_MO tcg: Simplify tcg_req_mo() macro tcg: Define guest_default_memory_order in TCGCPUOps tcg: Remove use of TCG_GUEST_DEFAULT_MO in tb_gen_code() tcg: Propagate CPUState argument to cpu_req_mo() tcg: Have tcg_req_mo() use TCGCPUOps::guest_default_memory_order tcg: Remove the TCG_GUEST_DEFAULT_MO definition globally tcg: Move cpu_req_mo() macro to target-agnostic 'backend-ldst.h' tcg: Move qemu_tcg_mttcg_enabled() to 'system/tcg.h' tcg: Convert TCGState::mttcg_enabled to TriState tcg: Factor mttcg_init() out tcg: Convert TARGET_SUPPORTS_MTTCG to TCGCPUOps::mttcg_supported field docs/devel/multi-thread-tcg.rst | 6 +- configs/targets/aarch64-softmmu.mak | 1 - configs/targets/alpha-softmmu.mak | 1 - configs/targets/arm-softmmu.mak | 1 - configs/targets/hppa-softmmu.mak | 1 - configs/targets/i386-softmmu.mak | 1 - configs/targets/loongarch64-softmmu.mak | 1 - configs/targets/microblaze-softmmu.mak | 1 - configs/targets/microblazeel-softmmu.mak | 1 - configs/targets/mips-softmmu.mak | 1 - configs/targets/mipsel-softmmu.mak | 1 - configs/targets/or1k-softmmu.mak | 1 - configs/targets/ppc64-softmmu.mak | 1 - configs/targets/riscv32-softmmu.mak | 1 - configs/targets/riscv64-softmmu.mak | 1 - configs/targets/s390x-softmmu.mak | 1 - configs/targets/sparc-softmmu.mak | 1 - configs/targets/sparc64-softmmu.mak | 1 - configs/targets/x86_64-softmmu.mak | 1 - configs/targets/xtensa-softmmu.mak | 1 - configs/targets/xtensaeb-softmmu.mak | 1 - accel/tcg/backend-ldst.h | 41 ++++++++++++ accel/tcg/internal-target.h | 35 ---------- include/accel/accel-cpu-target.h | 1 - include/accel/tcg/cpu-ops.h | 16 +++++ include/exec/poison.h | 2 - include/hw/core/cpu.h | 9 --- include/system/tcg.h | 8 +++ target/alpha/cpu-param.h | 3 - target/arm/cpu-param.h | 3 - target/avr/cpu-param.h | 2 - target/hppa/cpu-param.h | 8 --- target/i386/cpu-param.h | 3 - target/i386/tcg/tcg-cpu.h | 4 ++ target/loongarch/cpu-param.h | 2 - target/microblaze/cpu-param.h | 3 - target/mips/cpu-param.h | 2 - target/openrisc/cpu-param.h | 2 - target/ppc/cpu-param.h | 2 - target/riscv/cpu-param.h | 2 - target/riscv/tcg/tcg-cpu.h | 2 + target/s390x/cpu-param.h | 6 -- target/sparc/cpu-param.h | 23 ------- target/xtensa/cpu-param.h | 3 - accel/accel-target.c | 3 - accel/tcg/cputlb.c | 21 +++--- accel/tcg/tcg-all.c | 84 ++++++++++++++---------- accel/tcg/translate-all.c | 6 +- accel/tcg/user-exec.c | 21 +++--- target/alpha/cpu.c | 4 ++ target/arm/cpu.c | 4 ++ target/arm/tcg/cpu-v7m.c | 4 ++ target/avr/cpu.c | 2 + target/hexagon/cpu.c | 5 ++ target/hppa/cpu.c | 9 +++ target/i386/cpu.c | 4 ++ target/i386/tcg/tcg-cpu.c | 20 ++---- target/loongarch/cpu.c | 3 + target/m68k/cpu.c | 4 ++ target/microblaze/cpu.c | 4 ++ target/mips/cpu.c | 3 + target/openrisc/cpu.c | 3 + target/ppc/cpu_init.c | 2 + target/riscv/cpu.c | 3 + target/riscv/tcg/tcg-cpu.c | 20 ++---- target/rx/cpu.c | 4 ++ target/s390x/cpu.c | 7 ++ target/sh4/cpu.c | 4 ++ target/sparc/cpu.c | 24 +++++++ target/tricore/cpu.c | 3 + target/xtensa/cpu.c | 4 ++ tcg/region.c | 4 +- 72 files changed, 260 insertions(+), 227 deletions(-) create mode 100644 accel/tcg/backend-ldst.h