Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/arm: MVE slices 3 and 4
| Archived =
No
| 53 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[for-6.2,53/53] target/arm: Enable MVE in Cortex-M55
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,52/53] target/arm: Implement MVE VRINT insns
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,51/53] target/arm: Implement MVE VCVT between single and half precision
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,50/53] target/arm: Implement MVE VCVT with specified rounding mode
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,49/53] target/arm: Implement MVE VCVT between fp and integer
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,48/53] target/arm: Implement MVE VCVT between floating and fixed point
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,47/53] target/arm: Implement MVE fp scalar comparisons
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,46/53] target/arm: Implement MVE fp vector comparisons
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,45/53] target/arm: Implement MVE FP max/min across vector
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,44/53] softfloat: Remove assertion preventing silencing of NaN in default-NaN mode
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,43/53] target/arm: Implement MVE fp-with-scalar VFMA, VFMAS
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,42/53] target/arm: Implement MVE scalar fp insns
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,41/53] target/arm: Implement MVE VMAXNMA and VMINNMA
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,40/53] target/arm: Implement MVE VCMUL and VCMLA
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,39/53] target/arm: Implement MVE VFMA and VFMS
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,38/53] target/arm: Implement MVE VCADD
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,37/53] target/arm: Implement MVE VSUB, VMUL, VABD, VMAXNM, VMINNM
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,36/53] target/arm: Implement MVE VADD (floating-point)
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,35/53] target/arm: Implement MVE interleaving loads/stores
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,34/53] target/arm: Implement MVE scatter-gather immediate forms
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,33/53] target/arm: Implement MVE scatter-gather insns
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,32/53] target/arm: Implement MVE VCTP
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,31/53] target/arm: Implement MVE VPNOT
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,30/53] target/arm: Implement MVE VMOV to/from 2 general-purpose registers
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,29/53] target/arm: Implement MVE VMAXA, VMINA
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,28/53] target/arm: Implement MVE VQABS, VQNEG
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,27/53] target/arm: Implement MVE saturating doubling multiply accumulates
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,26/53] target/arm: Implement MVE VMLA
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,25/53] target/arm: Implement MVE VMLADAV and VMLSLDAV
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,24/53] target/arm: Rename MVEGenDualAccOpFn to MVEGenLongDualAccOpFn
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,23/53] target/arm: Implement MVE narrowing moves
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,22/53] target/arm: Implement MVE VABAV
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,21/53] target/arm: Implement MVE integer min/max across vector
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,20/53] target/arm: Move 'x' and 'a' bit definitions into vmlaldav formats
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,19/53] target/arm: Implement MVE shift-by-scalar
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,18/53] target/arm: Implement MVE VMLAS
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,17/53] target/arm: Implement MVE VPSEL
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,16/53] target/arm: Implement MVE integer vector-vs-scalar comparisons
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,15/53] target/arm: Implement MVE integer vector comparisons
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,14/53] target/arm: Factor out gen_vpst()
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,13/53] target/arm: Implement MVE incrementing/decrementing dup insns
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,12/53] target/arm: Implement MVE VMULL (polynomial)
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,11/53] target/arm: Fix VLDRB/H/W for predicated elements
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,10/53] target/arm: Fix VPT advance when ECI is non-zero
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,09/53] target/arm: Factor out mve_eci_mask()
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,08/53] target/arm: Fix calculation of LTP mask when LR is 0
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,07/53] target/arm: Fix MVE 48-bit SQRSHRL for small right shifts
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,06/53] target/arm: Fix 48-bit saturating shifts
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,05/53] target/arm: Fix mask handling for MVE narrowing operations
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,04/53] target/arm: Fix signed VADDV
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,03/53] target/arm: Fix MVE VSLI by 0 and VSRI by <dt>
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,02/53] target/arm: Print MVE VPR in CPU dumps
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded
[for-6.2,01/53] target/arm: Note that we handle VMOVL as a special case of VSHLL
target/arm: MVE slices 3 and 4
-
-
-
2021-07-29
Peter Maydell
Superseded