Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
| Archived =
No
| 33 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[PULL,33/33] target/arm: Enable FEAT_FGT on '-cpu max'
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,32/33] target/arm: Implement MDCR_EL2.TDCC and MDCR_EL3.TDCC traps
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,31/33] target/arm: Implement the HFGITR_EL2.SVC_EL0 and SVC_EL1 traps
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Not Applicable
[PULL,30/33] target/arm: Implement the HFGITR_EL2.ERET trap
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Not Applicable
[PULL,29/33] target/arm: Mark up sysregs for HFGITR bits 48..63
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,28/33] target/arm: Mark up sysregs for HFGITR bits 18..47
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,27/33] target/arm: Mark up sysregs for HFGITR bits 12..17
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,26/33] target/arm: Mark up sysregs for HFGITR bits 0..11
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,25/33] target/arm: Mark up sysregs for HDFGRTR bits 12..63
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,24/33] target/arm: Mark up sysregs for HDFGRTR bits 0..11
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,23/33] target/arm: Mark up sysregs for HFGRTR bits 36..63
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Not Applicable
[PULL,22/33] target/arm: Mark up sysregs for HFGRTR bits 24..35
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,21/33] target/arm: Mark up sysregs for HFGRTR bits 12..23
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,20/33] target/arm: Mark up sysregs for HFGRTR bits 0..11
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,19/33] target/arm: Implement FGT trapping infrastructure
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Not Applicable
[PULL,18/33] target/arm: Define the FEAT_FGT registers
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,17/33] target/arm: Disable HSTR_EL2 traps if EL2 is not enabled
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,16/33] target/arm: Make HSTR_EL2 traps take priority over UNDEF-at-EL1
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,15/33] target/arm: All UNDEF-at-EL0 traps take priority over HSTR_EL2 traps
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,14/33] target/arm: Move do_coproc_insn() syndrome calculation earlier
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,13/33] target/arm: Remove CP_ACCESS_TRAP_UNCATEGORIZED_{EL2, EL3}
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,12/33] target/arm: Correct syndrome for ATS12NSO* at Secure EL1
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,11/33] target/arm: Name AT_S1E1RP and AT_S1E1WP cpregs correctly
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,10/33] sbsa-ref: remove cortex-a76 from list of supported cpus
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,09/33] hw/arm/virt: Make accels in GIC finalize logic explicit
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,08/33] hw/arm/virt: Consolidate GIC finalize logic
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Not Applicable
[PULL,07/33] hvf: arm: Add support for GICv3
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,06/33] hw/char/pl011: better handling of FIFO flags on LCR reset
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,05/33] hw/char/pl011: implement a reset method
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Not Applicable
[PULL,04/33] hw/char/pl011: add post_load hook for backwards-compatibility
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,03/33] hw/char/pl011: refactor FIFO depth handling code
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Not Applicable
[PULL,02/33] target/arm: Fix physical address resolution for Stage2
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
[PULL,01/33] hw/arm: Use TYPE_ARM_SMMUV3
-
-
-
2023-02-03
Peter Maydell
Accepted