Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: none
| 74273 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
«
1
2
3
4
…
742
743
»
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[PULL,v2,16/28] hw/i386/x86: Extract x86_isa_bios_init() from x86_bios_rom_init()
Untitled series #241466
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,v2,15/28] hw/i386/x86: Don't leak "pc.bios" memory region
Untitled series #241466
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,v2,14/28] hw/i386/x86: Don't leak "isa-bios" memory regions
Untitled series #241466
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,v2,00/28] Misc HW patches for 2024-05-08
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,26/26] misc: Use QEMU header path relative to include/ directory
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,24/26] hw/intc/loongarch_ipi: Rename as loongson_ipi
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,21/26] hw/loongarch: Rename LoongArchMachineState with LoongArchVirtMachineState
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,20/26] hw/loongarch: Rename LOONGARCH_MACHINE with LOONGARCH_VIRT_MACHINE
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,18/26] hw/loongarch: move memory map to boot.c
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,17/26] hw/ppc: Deprecate 'ref405ep' machine and 405 CPUs
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,13/26] hw/i386: Have x86_bios_rom_init() take X86MachineState rather than MachineState
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,11/26] hw/i386: Add the possibility to use i440fx and isapc without FDC
[PULL,01/26] block/qcow2-bitmap: Replace g_memdup() by g_memdup2()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[PULL,00/26] Misc HW patches for 2024-05-08
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[v2] hw/input/tsc2005: Fix -Wchar-subscripts warning in tsc2005_txrx()
[v2] hw/input/tsc2005: Fix -Wchar-subscripts warning in tsc2005_txrx()
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
hw/clock: Expose 'freq-hz' QOM property
hw/clock: Expose 'freq-hz' QOM property
-
-
-
2024-05-08
Philippe Mathieu-Daudé
New
[RFC] tests/tcg: don't append QEMU_OPTS for armv6m-undef test
[RFC] tests/tcg: don't append QEMU_OPTS for armv6m-undef test
-
-
-
2024-05-08
Alex Bennée
New
[v10,1/7] system/physmem: Replace qemu_mutex_lock() calls with QEMU_LOCK_GUARD
[v10,1/7] system/physmem: Replace qemu_mutex_lock() calls with QEMU_LOCK_GUARD
-
-
-
2024-05-07
Mattias Nissler
New
[PULL,5/9] accel/tcg: Introduce CF_BP_PAGE
[PULL,1/9] tcg: Add write_aofs to GVecGen3i
-
-
-
2024-05-07
Richard Henderson
New
[PULL,0/9] tcg + misc patch queue
-
-
-
2024-05-07
Richard Henderson
New
[Stable-8.2.4,16/16] target/sh4: Fix SUBV opcode
Untitled series #241388
-
-
-
2024-05-07
Michael Tokarev
New
[Stable-8.2.4,15/16] target/sh4: Fix ADDV opcode
Untitled series #241388
-
-
-
2024-05-07
Michael Tokarev
New
[Stable-8.2.4,14/16] hw/arm/npcm7xx: Store derivative OTP fuse key in little endian
Untitled series #241388
-
-
-
2024-05-07
Michael Tokarev
New
[Stable-8.2.4,10/16] tests/avocado: update sunxi kernel from armbian to 6.6.16
Untitled series #241388
-
-
-
2024-05-07
Michael Tokarev
New
gitlab: Rename ubuntu-22.04-s390x-all to *-system
gitlab: Rename ubuntu-22.04-s390x-all to *-system
-
-
-
2024-05-06
Richard Henderson
New
[PULL,26/28] softmmu: Pass RAM MemoryRegion and is_write in xen_map_cache()
[PULL,01/28] exec/cpu: Indent TARGET_PAGE_foo definitions
-
-
-
2024-05-06
Philippe Mathieu-Daudé
New
[PULL,18/28] xen: mapcache: Refactor lock functions for multi-instance
[PULL,01/28] exec/cpu: Indent TARGET_PAGE_foo definitions
-
-
-
2024-05-06
Philippe Mathieu-Daudé
New
[PULL,12/28] accel/tcg: Move @plugin_mem_cbs from CPUState to CPUNegativeOffsetState
[PULL,01/28] exec/cpu: Indent TARGET_PAGE_foo definitions
-
-
-
2024-05-06
Philippe Mathieu-Daudé
New
[PULL,07/28] accel/tcg: Access tcg_cflags with getter / setter
[PULL,01/28] exec/cpu: Indent TARGET_PAGE_foo definitions
-
-
-
2024-05-06
Philippe Mathieu-Daudé
New
[PULL,05/28] exec/cpu: Extract page-protection definitions to page-protection.h
[PULL,01/28] exec/cpu: Indent TARGET_PAGE_foo definitions
-
-
-
2024-05-06
Philippe Mathieu-Daudé
New
[PULL,02/28] exec/cpu: Rename PAGE_BITS macro to PAGE_RWX
[PULL,01/28] exec/cpu: Indent TARGET_PAGE_foo definitions
-
-
-
2024-05-06
Philippe Mathieu-Daudé
New
[PULL,00/28] Accelerator patches for 2024-05-06
-
-
-
2024-05-06
Philippe Mathieu-Daudé
New
[57/57] target/arm: Convert SQDMULH, SQRDMULH to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[56/57] target/arm: Tidy SQDMULH, SQRDMULH (vector)
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[55/57] target/arm: Convert MLA, MLS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[54/57] target/arm: Convert MUL, PMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[53/57] target/arm: Convert SABA, SABD, UABA, UABD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[52/57] target/arm: Convert SMAX, SMIN, UMAX, UMIN to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[51/57] target/arm: Convert SRHADD, URHADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[50/57] target/arm: Convert SRHADD, URHADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[49/57] target/arm: Convert SHSUB, UHSUB to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[48/57] target/arm: Convert SHSUB, UHSUB to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[47/57] target/arm: Convert SHADD, UHADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[46/57] target/arm: Convert SHADD, UHADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[45/57] target/arm: Use TCG_COND_TSTNE in gen_cmtst_{i32,i64}
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[44/57] target/arm: Convert CMGT, CMHI, CMGE, CMHS, CMTST, CMEQ to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[43/57] target/arm: Convert ADD, SUB (vector) to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[42/57] target/arm: Convert SQRSHL, UQRSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[41/57] target/arm: Convert SQRSHL and UQRSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[40/57] target/arm: Convert SQSHL, UQSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[39/57] target/arm: Convert SQSHL and UQSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[38/57] target/arm: Convert SRSHL, URSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[37/57] target/arm: Convert SRSHL and URSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[36/57] target/arm: Convert SSHL, USHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[35/57] target/arm: Convert SUQADD, USQADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[34/57] target/arm: Convert SQADD, SQSUB, UQADD, UQSUB to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[33/57] target/arm: Inline scalar SQADD, UQADD, SQSUB, UQSUB
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[32/57] target/arm: Inline scalar SUQADD and USQADD
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[31/57] target/arm: Convert SUQADD and USQADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[30/57] target/arm: Improve vector UQADD, UQSUB, SQADD, SQSUB
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[29/57] target/arm: Convert disas_simd_3same_logic to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[28/57] target/arm: Convert FMLAL, FMLSL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[27/57] target/arm: Use gvec for neon pmax, pmin
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[26/57] target/arm: Convert SMAXP, SMINP, UMAXP, UMINP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[25/57] target/arm: Use gvec for neon padd
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[24/57] target/arm: Convert ADDP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[23/57] target/arm: Use gvec for neon faddp, fmaxp, fminp
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[22/57] target/arm: Convert FMAXP, FMINP, FMAXNMP, FMINNMP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[21/57] target/arm: Convert FADDP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[20/57] target/arm: Convert FRECPS, FRSQRTS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[19/57] target/arm: Convert FABD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[18/57] target/arm: Convert FCMEQ, FCMGE, FCMGT, FACGE, FACGT to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[17/57] target/arm: Convert FMLA, FMLS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[16/57] target/arm: Convert FNMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[15/57] target/arm: Expand vfp neg and abs inline
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[14/57] target/arm: Convert FMAX, FMIN, FMAXNM, FMINNM to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[13/57] target/arm: Convert FADD, FSUB, FDIV, FMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[12/57] target/arm: Convert FMULX to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[11/57] target/arm: Convert Advanced SIMD copy to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[10/57] target/arm: Convert XAR to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[09/57] target/arm: Convert Cryptographic 3-register, imm2 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[08/57] target/arm: Convert Cryptographic 4-register to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[07/57] target/arm: Convert Cryptographic 2-register SHA512 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[06/57] target/arm: Convert Cryptographic 3-register SHA512 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[05/57] target/arm: Convert Cryptographic 2-register SHA to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[04/57] target/arm: Convert Cryptographic 3-register SHA to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[03/57] target/arm: Convert Cryptographic AES to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[02/57] target/arm: Split out gengvec64.c
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[01/57] target/arm: Split out gengvec.c
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
New
[PULL,3/9] target/alpha: Use DISAS_NEXT definition instead of magic '0' value
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
-
-
-
2024-05-04
Richard Henderson
New
[PULL,0/9] target/alpha: Implement CF_PCREL
-
-
-
2024-05-04
Richard Henderson
New
[PULL,14/14] ui/cocoa.m: Drop old macOS-10.12-and-earlier compat ifdefs
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,11/14] target/sh4: Fix SUBV opcode
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,10/14] target/sh4: Fix ADDV opcode
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,07/14] plugins/api: Only include 'exec/ram_addr.h' with system emulation
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,05/14] user: Move 'thunk.h' from 'exec/user' to 'user'
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,04/14] user: Move 'abitypes.h' from 'exec/user' to 'user'
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,03/14] exec: Include missing license in 'exec/cpu-common.h'
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
[PULL,01/14] accel/nvmm: Fix NULL dereference in nvmm_init_vcpu()
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,00/14] Accel / SH4 / UI patches for 2024-05-03
-
-
-
2024-05-03
Philippe Mathieu-Daudé
New
[PULL,08/10] util/bufferiszero: Simplify test_buffer_is_zero_next_accel
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
-
-
-
2024-05-03
Richard Henderson
New
«
1
2
3
4
…
742
743
»