From patchwork Mon Mar 10 15:09:19 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 25985 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qa0-f72.google.com (mail-qa0-f72.google.com [209.85.216.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 833E42055F for ; Mon, 10 Mar 2014 15:27:33 +0000 (UTC) Received: by mail-qa0-f72.google.com with SMTP id f11sf17023906qae.3 for ; Mon, 10 Mar 2014 08:27:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=Cu6n1nxJyXP4JRgXqGtERH65RKALgRcJi1v6s/fHuko=; b=U/Q/3Qws13FxbWY2kU5LUq34OpgVNHQaFcOj5YgoDTV6UNADTA6xhd8J4xgyHwIPJ1 DokZ+kjMgHgsYCHIfrEzjbF6NCrfZKpRcmR3edECfxO0daaRbse/x5+jrJNchIJQwipG w1FgQhuo7DBNFAGrdKTJWbKZs2Isg5Huzt1sCMoaqSrMhvl1jn46IMLKWBXzXhwVHyhS wF5J0DI0ZoKtmimNVDqSxo8JIrCmrZF5yM+6p11sRO67nd0kekI+gQJBFbv9/qPY5Jx8 YqQXIYUJR6GEqCos/jQ8QDVN/24n2k4Zaq4r9Dtof28xZVh3y8K+gAioXK1cjpZR3R5T kzYw== X-Gm-Message-State: ALoCoQnCX6rxzSLDNzhR71PhMw3UFzsyAqk2YRWGKLwLUTMyW2qd+rC3ehl2AMNGeXIj1YNH5t0c X-Received: by 10.236.111.73 with SMTP id v49mr12182199yhg.46.1394465253206; Mon, 10 Mar 2014 08:27:33 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.34.233 with SMTP id l96ls1525844qgl.90.gmail; Mon, 10 Mar 2014 08:27:33 -0700 (PDT) X-Received: by 10.221.29.137 with SMTP id ry9mr1863533vcb.6.1394465253004; Mon, 10 Mar 2014 08:27:33 -0700 (PDT) Received: from mail-vc0-f172.google.com (mail-vc0-f172.google.com [209.85.220.172]) by mx.google.com with ESMTPS id uw4si5500181vdc.53.2014.03.10.08.27.32 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 10 Mar 2014 08:27:33 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.172; Received: by mail-vc0-f172.google.com with SMTP id la4so3774693vcb.3 for ; Mon, 10 Mar 2014 08:27:32 -0700 (PDT) X-Received: by 10.52.229.133 with SMTP id sq5mr81295vdc.45.1394465252922; Mon, 10 Mar 2014 08:27:32 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.78.9 with SMTP id i9csp126782vck; Mon, 10 Mar 2014 08:27:32 -0700 (PDT) X-Received: by 10.224.43.200 with SMTP id x8mr34022114qae.43.1394465251612; Mon, 10 Mar 2014 08:27:31 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id k50si1602082qgf.106.2014.03.10.08.27.31 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Mon, 10 Mar 2014 08:27:31 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:49386 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WN271-00031r-5a for patch@linaro.org; Mon, 10 Mar 2014 11:27:31 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:53993) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WN26V-0002XG-89 for qemu-devel@nongnu.org; Mon, 10 Mar 2014 11:27:00 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1WN26U-0001vF-EQ for qemu-devel@nongnu.org; Mon, 10 Mar 2014 11:26:59 -0400 Received: from mnementh.archaic.org.uk ([2001:8b0:1d0::1]:46620) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WN26U-0001ty-1s for qemu-devel@nongnu.org; Mon, 10 Mar 2014 11:26:58 -0400 Received: from pm215 by mnementh.archaic.org.uk with local (Exim 4.80) (envelope-from ) id 1WN1pQ-0002NK-Ha; Mon, 10 Mar 2014 15:09:20 +0000 From: Peter Maydell To: Anthony Liguori Date: Mon, 10 Mar 2014 15:09:19 +0000 Message-Id: <1394464160-9074-9-git-send-email-peter.maydell@linaro.org> X-Mailer: git-send-email 1.7.10.4 In-Reply-To: <1394464160-9074-1-git-send-email-peter.maydell@linaro.org> References: <1394464160-9074-1-git-send-email-peter.maydell@linaro.org> X-detected-operating-system: by eggs.gnu.org: Error: Malformed IPv6 address (bad octet value). X-Received-From: 2001:8b0:1d0::1 Cc: Blue Swirl , qemu-devel@nongnu.org, Aurelien Jarno Subject: [Qemu-devel] [PULL 8/9] hw/arm/musicpal: Avoid shifting left into sign bit X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.maydell@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 Add missing 'U' suffixes to avoid shifting left into sign bit of a signed integer. Signed-off-by: Peter Maydell Message-id: 1392988008-15938-5-git-send-email-peter.maydell@linaro.org --- hw/arm/musicpal.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/hw/arm/musicpal.c b/hw/arm/musicpal.c index d10b5db..de54201 100644 --- a/hw/arm/musicpal.c +++ b/hw/arm/musicpal.c @@ -110,10 +110,10 @@ #define MP_PHY_88E3015 0x01410E20 /* TX descriptor status */ -#define MP_ETH_TX_OWN (1 << 31) +#define MP_ETH_TX_OWN (1U << 31) /* RX descriptor status */ -#define MP_ETH_RX_OWN (1 << 31) +#define MP_ETH_RX_OWN (1U << 31) /* Interrupt cause/mask bits */ #define MP_ETH_IRQ_RX_BIT 0